JPH0135475Y2 - - Google Patents
Info
- Publication number
- JPH0135475Y2 JPH0135475Y2 JP1985130488U JP13048885U JPH0135475Y2 JP H0135475 Y2 JPH0135475 Y2 JP H0135475Y2 JP 1985130488 U JP1985130488 U JP 1985130488U JP 13048885 U JP13048885 U JP 13048885U JP H0135475 Y2 JPH0135475 Y2 JP H0135475Y2
- Authority
- JP
- Japan
- Prior art keywords
- bump
- semiconductor
- height
- blade
- wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 36
- 239000008188 pellet Substances 0.000 claims description 14
- 238000004519 manufacturing process Methods 0.000 claims description 4
- 238000007747 plating Methods 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 241000237858 Gastropoda Species 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
Landscapes
- Dicing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985130488U JPH0135475Y2 (enrdf_load_stackoverflow) | 1985-08-26 | 1985-08-26 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985130488U JPH0135475Y2 (enrdf_load_stackoverflow) | 1985-08-26 | 1985-08-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6237933U JPS6237933U (enrdf_load_stackoverflow) | 1987-03-06 |
JPH0135475Y2 true JPH0135475Y2 (enrdf_load_stackoverflow) | 1989-10-30 |
Family
ID=31028034
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1985130488U Expired JPH0135475Y2 (enrdf_load_stackoverflow) | 1985-08-26 | 1985-08-26 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0135475Y2 (enrdf_load_stackoverflow) |
-
1985
- 1985-08-26 JP JP1985130488U patent/JPH0135475Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6237933U (enrdf_load_stackoverflow) | 1987-03-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3387282B2 (ja) | 半導体装置の構造及びその製造方法 | |
JP3544895B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
US11908840B2 (en) | Low stress asymmetric dual side module | |
US6864574B1 (en) | Semiconductor package | |
JPS59121871A (ja) | 半導体装置 | |
JPH0135475Y2 (enrdf_load_stackoverflow) | ||
US11462515B2 (en) | Low stress asymmetric dual side module | |
JP2000114206A (ja) | 半導体パッケージの製造方法 | |
CN114156238B (zh) | 一种半导体芯片的封装结构及封装方法 | |
US5527992A (en) | Cavity down mounting seam-welding ceramic package for semiconductor device | |
JPH10501656A (ja) | 半導体デバイス及びその量産方法 | |
JP7346221B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP3992308B2 (ja) | 半導体装置およびその製造方法 | |
TW201503301A (zh) | 半導體封裝件及其製法與半導體結構暨半導體基板及其製法 | |
JPS6028139B2 (ja) | 半導体装置 | |
CN119542320A (zh) | 具有侧面可湿润结构的晶圆级封装组件及其制法 | |
JPH03177033A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP2753363B2 (ja) | 半導体装置 | |
JPH02143563A (ja) | サイリスタ | |
JPS6120756Y2 (enrdf_load_stackoverflow) | ||
JPS5913372A (ja) | 半導体装置 | |
JP2004140294A (ja) | スペーサの形成方法及び半導体装置の製造方法 | |
JPH06232385A (ja) | 半導体装置 | |
JPH053276A (ja) | フラツトパツケージ型半導体装置およびその製造方法 | |
JPH0358450A (ja) | 半導体装置のセラミックパーケージ |