JPH0134355Y2 - - Google Patents

Info

Publication number
JPH0134355Y2
JPH0134355Y2 JP1984105600U JP10560084U JPH0134355Y2 JP H0134355 Y2 JPH0134355 Y2 JP H0134355Y2 JP 1984105600 U JP1984105600 U JP 1984105600U JP 10560084 U JP10560084 U JP 10560084U JP H0134355 Y2 JPH0134355 Y2 JP H0134355Y2
Authority
JP
Japan
Prior art keywords
window
pin
wiring
wiring pattern
wiring layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1984105600U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6122358U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1984105600U priority Critical patent/JPS6122358U/ja
Publication of JPS6122358U publication Critical patent/JPS6122358U/ja
Application granted granted Critical
Publication of JPH0134355Y2 publication Critical patent/JPH0134355Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP1984105600U 1984-07-12 1984-07-12 ピングリツドアレイパツケ−ジ Granted JPS6122358U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984105600U JPS6122358U (ja) 1984-07-12 1984-07-12 ピングリツドアレイパツケ−ジ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984105600U JPS6122358U (ja) 1984-07-12 1984-07-12 ピングリツドアレイパツケ−ジ

Publications (2)

Publication Number Publication Date
JPS6122358U JPS6122358U (ja) 1986-02-08
JPH0134355Y2 true JPH0134355Y2 (enrdf_load_stackoverflow) 1989-10-19

Family

ID=30664913

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984105600U Granted JPS6122358U (ja) 1984-07-12 1984-07-12 ピングリツドアレイパツケ−ジ

Country Status (1)

Country Link
JP (1) JPS6122358U (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0834280B2 (ja) * 1989-03-02 1996-03-29 日本電気株式会社 半導体装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57107059A (en) * 1980-12-25 1982-07-03 Fujitsu Ltd Semiconductor package
JPS5810846A (ja) * 1981-07-10 1983-01-21 Nec Corp 半導体装置

Also Published As

Publication number Publication date
JPS6122358U (ja) 1986-02-08

Similar Documents

Publication Publication Date Title
US5332864A (en) Integrated circuit package having an interposer
KR100241572B1 (ko) 베이스 필름 시이트에 부착된 반도체칩을 갖는 반도체 장치
US5859387A (en) Semiconductor device leadframe die attach pad having a raised bond pad
JP4071914B2 (ja) 半導体素子及びこれを用いた半導体装置
US5091772A (en) Semiconductor device and package
KR19990014736A (ko) 상태밀도된 중심을 가진 주변 매트릭스 볼격자 배열회로 패키지
JPH10242210A (ja) 集積回路装置の実装構造およびその製造方法
KR960026505A (ko) 반도체 장치 및 그 제조방법
JPH0582585A (ja) 半導体装置
KR950030321A (ko) 반도체장치 및 그 제조방법 및 기판
US5834837A (en) Semiconductor package having leads with step-shaped dimples
US5910686A (en) Cavity down HBGA package structure
JPH0636578Y2 (ja) 半導体集積回路
JPH0134355Y2 (enrdf_load_stackoverflow)
US6657293B1 (en) Chip scale package in which layout of wiring lines is improved
JPH1167960A (ja) 半導体パッケージとその実装基板
JP2890635B2 (ja) 半導体装置
JP3090115B2 (ja) 半導体装置およびその製造方法
KR100421033B1 (ko) 열전달 효율이 높은 전력용 패키지
JP3728317B2 (ja) 半導体装置とその製造方法
JP3248117B2 (ja) 半導体装置
JP3648957B2 (ja) 半導体装置
JP3957347B2 (ja) 混成集積回路装置
JPS6352430A (ja) 半導体装置
KR970001890B1 (ko) 상호연결회로기판을 갖춘 반도체장치