JPH0129339B2 - - Google Patents

Info

Publication number
JPH0129339B2
JPH0129339B2 JP57225379A JP22537982A JPH0129339B2 JP H0129339 B2 JPH0129339 B2 JP H0129339B2 JP 57225379 A JP57225379 A JP 57225379A JP 22537982 A JP22537982 A JP 22537982A JP H0129339 B2 JPH0129339 B2 JP H0129339B2
Authority
JP
Japan
Prior art keywords
decoding
clock
flip
bit cell
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57225379A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59115648A (ja
Inventor
Akihiro Okada
Tadashi Akiba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57225379A priority Critical patent/JPS59115648A/ja
Publication of JPS59115648A publication Critical patent/JPS59115648A/ja
Publication of JPH0129339B2 publication Critical patent/JPH0129339B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Optical Communication System (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57225379A 1982-12-22 1982-12-22 マンチエスタ符号復号化回路 Granted JPS59115648A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57225379A JPS59115648A (ja) 1982-12-22 1982-12-22 マンチエスタ符号復号化回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57225379A JPS59115648A (ja) 1982-12-22 1982-12-22 マンチエスタ符号復号化回路

Publications (2)

Publication Number Publication Date
JPS59115648A JPS59115648A (ja) 1984-07-04
JPH0129339B2 true JPH0129339B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-06-09

Family

ID=16828424

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57225379A Granted JPS59115648A (ja) 1982-12-22 1982-12-22 マンチエスタ符号復号化回路

Country Status (1)

Country Link
JP (1) JPS59115648A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4881059A (en) * 1987-04-30 1989-11-14 American Telephone And Telegraph Company Manchester code receiver
JP2562682B2 (ja) * 1988-12-05 1996-12-11 株式会社小松製作所 シリアルデータ通信システムにおけるエラー検出方式

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5330446B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-05-12 1978-08-26
JPS5255462A (en) * 1975-10-31 1977-05-06 Toshiba Corp Signal converter

Also Published As

Publication number Publication date
JPS59115648A (ja) 1984-07-04

Similar Documents

Publication Publication Date Title
JPS60217734A (ja) マンチエスタデコ−ダ
US4766602A (en) Synchronizing signal decoding
US4581741A (en) Error detection apparatus for data dependent coding circuitry
JPH0455010B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP0276445A2 (en) Method and apparatus for detecting transient errors
US5063575A (en) Apparatus and method for proper byte alignment in an encoder/decoder
JPH0129339B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6029068A (ja) 伝送誤り検出方式
JPH01141436A (ja) フレーム同期化方法
CN116961866A (zh) 一种容错同步时钟传输系统
US4809301A (en) Detection apparatus for bi-phase signals
JPS61101138A (ja) フレ−ム同期方式
JP2668968B2 (ja) フレーム同期方式
JPH03184446A (ja) マンチェスタ符号復号化回路
JP2586073B2 (ja) フレーム同期化方法
JPS61111033A (ja) フレ−ム同期方式
JPH0152937B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5869151A (ja) 復号化回路
KR0149720B1 (ko) 맨체스터 디코더
JPH08125696A (ja) バイフェーズ符号復号回路
JPS61263326A (ja) フレ−ム同期検出方法
JPS61129947A (ja) 符号誤り検出回路
JPH05122203A (ja) マンチエスタコード受信回路
JPS63202150A (ja) 伝送装置
JPH0531973B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)