JPH0127609B2 - - Google Patents
Info
- Publication number
- JPH0127609B2 JPH0127609B2 JP54144178A JP14417879A JPH0127609B2 JP H0127609 B2 JPH0127609 B2 JP H0127609B2 JP 54144178 A JP54144178 A JP 54144178A JP 14417879 A JP14417879 A JP 14417879A JP H0127609 B2 JPH0127609 B2 JP H0127609B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- input
- logic
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
- Measurement Of Current Or Voltage (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14417879A JPS5668030A (en) | 1979-11-07 | 1979-11-07 | Logic circuit |
| US06/139,595 US4337525A (en) | 1979-04-17 | 1980-04-11 | Asynchronous circuit responsive to changes in logic level |
| DE8080102068T DE3070410D1 (en) | 1979-04-17 | 1980-04-17 | Integrated memory circuit |
| EP80102068A EP0017990B1 (en) | 1979-04-17 | 1980-04-17 | Integrated memory circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14417879A JPS5668030A (en) | 1979-11-07 | 1979-11-07 | Logic circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5668030A JPS5668030A (en) | 1981-06-08 |
| JPH0127609B2 true JPH0127609B2 (enrdf_load_html_response) | 1989-05-30 |
Family
ID=15356008
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14417879A Granted JPS5668030A (en) | 1979-04-17 | 1979-11-07 | Logic circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5668030A (enrdf_load_html_response) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5952492A (ja) * | 1982-09-17 | 1984-03-27 | Fujitsu Ltd | スタテイツク型半導体記憶装置 |
| JPS62165785A (ja) * | 1986-01-17 | 1987-07-22 | Mitsubishi Electric Corp | 半導体記憶装置 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5941609B2 (ja) * | 1977-08-29 | 1984-10-08 | 株式会社東芝 | 相補mos回路装置 |
-
1979
- 1979-11-07 JP JP14417879A patent/JPS5668030A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5668030A (en) | 1981-06-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3971960A (en) | Flip-flop false output rejection circuit | |
| KR930008577B1 (ko) | 반도체 메모리장치 | |
| US5459421A (en) | Dynamic-static master slave flip-flop circuit | |
| JPS5856198B2 (ja) | 半導体記憶装置 | |
| JPH0541088A (ja) | 半導体集積回路 | |
| US4728820A (en) | Logic state transition detection circuit for CMOS devices | |
| JP3815209B2 (ja) | クロック信号からのパルス信号の生成 | |
| EP0058273B1 (en) | Two-level threshold circuitry for large scale integrated circuit memories | |
| US6211702B1 (en) | Input circuit | |
| US5463335A (en) | Power up detection circuits | |
| JPH0743933B2 (ja) | 遷移検出回路 | |
| JPH0127609B2 (enrdf_load_html_response) | ||
| US5606269A (en) | Non-delay based address transition detector (ATD) | |
| EP0096896B1 (en) | Signal transmitting circuit | |
| US5600599A (en) | Data signal output circuit and semiconductor memory device including the same | |
| JPH0133052B2 (enrdf_load_html_response) | ||
| US5780942A (en) | Input circuit and semiconductor integrated circuit device including same | |
| JPH09261021A (ja) | 信号遷移検出回路 | |
| JP3117404B2 (ja) | 入力回路およびこれを含む半導体集積回路 | |
| JPH0573703A (ja) | 半導体集積回路装置 | |
| JPH0618634A (ja) | 半導体記憶回路 | |
| JP2511537B2 (ja) | パワ−オンリセツト回路 | |
| JP3259304B2 (ja) | マイクロプロセッサ | |
| JPH10335990A (ja) | 入力回路 | |
| KR100192583B1 (ko) | 출력버퍼회로 |