JPH0126093B2 - - Google Patents

Info

Publication number
JPH0126093B2
JPH0126093B2 JP16905682A JP16905682A JPH0126093B2 JP H0126093 B2 JPH0126093 B2 JP H0126093B2 JP 16905682 A JP16905682 A JP 16905682A JP 16905682 A JP16905682 A JP 16905682A JP H0126093 B2 JPH0126093 B2 JP H0126093B2
Authority
JP
Japan
Prior art keywords
input
resources
program
queue
slowdown
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16905682A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5958552A (ja
Inventor
Takanao Hiraoka
Minoru Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16905682A priority Critical patent/JPS5958552A/ja
Publication of JPS5958552A publication Critical patent/JPS5958552A/ja
Publication of JPH0126093B2 publication Critical patent/JPH0126093B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP16905682A 1982-09-28 1982-09-28 スロ−ダウン制御方式 Granted JPS5958552A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16905682A JPS5958552A (ja) 1982-09-28 1982-09-28 スロ−ダウン制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16905682A JPS5958552A (ja) 1982-09-28 1982-09-28 スロ−ダウン制御方式

Publications (2)

Publication Number Publication Date
JPS5958552A JPS5958552A (ja) 1984-04-04
JPH0126093B2 true JPH0126093B2 (zh) 1989-05-22

Family

ID=15879516

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16905682A Granted JPS5958552A (ja) 1982-09-28 1982-09-28 スロ−ダウン制御方式

Country Status (1)

Country Link
JP (1) JPS5958552A (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU612681B2 (en) * 1987-08-21 1991-07-18 Samsung Electronics Co., Ltd. Customization by automated resource substitution
JPH04123234A (ja) * 1990-09-14 1992-04-23 Hitachi Ltd マルチプロセッサのプロセススケジューリング方式及びメモリ管理方式
US7865684B2 (en) * 2005-06-27 2011-01-04 Ab Initio Technology Llc Managing message queues

Also Published As

Publication number Publication date
JPS5958552A (ja) 1984-04-04

Similar Documents

Publication Publication Date Title
US4318174A (en) Multi-processor system employing job-swapping between different priority processors
US3639912A (en) Management control subsystem for multiprogrammed data processing system
JPH0126093B2 (zh)
JPH0798663A (ja) 非同期ｉ／ｏ制御方式
JPS594743B2 (ja) マルチプロセツサシステムノセイギヨホウシキ
JP2585905B2 (ja) マルチタスク実行装置
JPS603229B2 (ja) 情報処理方式
JPH05120039A (ja) タスクスケジユーリング方式
JP2941809B2 (ja) 画像処理方法及びその装置
JPH08137703A (ja) タスク切替装置
JP2590872B2 (ja) タスクスケジュール方法
JPH10507548A (ja) データ処理システムおよび方法およびこのようなシステムとの通信システム
JP2924686B2 (ja) ジョブスケジューリング方式
JPS6049464A (ja) マルチプロセッサ計算機におけるプロセッサ間通信方式
JPH0251740A (ja) プロセス割当制御方式
JPH05265779A (ja) タスク間通信システム
JPH11161506A (ja) 情報処理装置のディスパッチ方法、情報処理装置及びその記録媒体
JPH0452490B2 (zh)
JPH0644257B2 (ja) 不特定長連続領域のバッファリング方法
JPS60167058A (ja) 計算機間交信方式
JPH113231A (ja) ソフトウェア処理方法
JPH02129724A (ja) プログラム実行方式
JPS593531A (ja) 端末出力処理方式
JPS61139842A (ja) プログラムの退避制御方式
JPH01128149A (ja) ワークステーション制御プログラムローディング制御方式