JPH0117249B2 - - Google Patents
Info
- Publication number
- JPH0117249B2 JPH0117249B2 JP54169158A JP16915879A JPH0117249B2 JP H0117249 B2 JPH0117249 B2 JP H0117249B2 JP 54169158 A JP54169158 A JP 54169158A JP 16915879 A JP16915879 A JP 16915879A JP H0117249 B2 JPH0117249 B2 JP H0117249B2
- Authority
- JP
- Japan
- Prior art keywords
- oxide film
- film
- thermal oxide
- resist pattern
- resist
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Inorganic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Drying Of Semiconductors (AREA)
- Weting (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16915879A JPS5693319A (en) | 1979-12-27 | 1979-12-27 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16915879A JPS5693319A (en) | 1979-12-27 | 1979-12-27 | Manufacture of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5693319A JPS5693319A (en) | 1981-07-28 |
JPH0117249B2 true JPH0117249B2 (enrdf_load_stackoverflow) | 1989-03-29 |
Family
ID=15881349
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16915879A Granted JPS5693319A (en) | 1979-12-27 | 1979-12-27 | Manufacture of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5693319A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63124527A (ja) * | 1986-11-14 | 1988-05-28 | Nec Corp | 半導体装置の製造方法 |
US5316616A (en) * | 1988-02-09 | 1994-05-31 | Fujitsu Limited | Dry etching with hydrogen bromide or bromine |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54105476A (en) * | 1978-02-06 | 1979-08-18 | Sony Corp | Manufacture of semiconductor device |
-
1979
- 1979-12-27 JP JP16915879A patent/JPS5693319A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5693319A (en) | 1981-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH08306672A (ja) | 垂直側壁を形成する方法 | |
JPH0983029A (ja) | 薄膜圧電素子の製造方法 | |
JPS61101047A (ja) | 集積電子構成要素を形成するためのビーク部の形成が低減されたプラノツクス法 | |
US5857885A (en) | Methods of forming field emission devices with self-aligned gate structure | |
JPH0117249B2 (enrdf_load_stackoverflow) | ||
JPH0582636A (ja) | 反応性イオン・エツチング用緩衝マスク | |
JPS5812732B2 (ja) | 半導体装置の製法 | |
JPH0594765A (ja) | パターニング方法 | |
JP2692918B2 (ja) | 半導体装置の製造方法 | |
JPH0410739B2 (enrdf_load_stackoverflow) | ||
JP2811755B2 (ja) | 微小真空三極管の製造方法 | |
JPH079930B2 (ja) | 半導体装置の製造方法 | |
KR0159409B1 (ko) | 평탄화 방법 | |
KR100218672B1 (ko) | 진공 소자의 구조 및 제조 방법 | |
JPH02192768A (ja) | 半導体装置の製造方法 | |
JPH057863B2 (enrdf_load_stackoverflow) | ||
JPH03227026A (ja) | 半導体装置の製造方法 | |
JP2533141B2 (ja) | 半導体装置の製造方法 | |
JPH0682641B2 (ja) | 半導体集積回路装置の製造方法 | |
JPH08288480A (ja) | シリコン量子ドットの製造方法 | |
JPH0719531B2 (ja) | 微小真空三極管の製造方法 | |
JPS643337B2 (enrdf_load_stackoverflow) | ||
JP2534304B2 (ja) | Ribeによるエッチドミラ―の形成方法 | |
JPH07114193B2 (ja) | 微細パタ−ンの形成方法 | |
JPH07114109B2 (ja) | プレーナ型冷陰極の製造方法 |