JPH01139451U - - Google Patents
Info
- Publication number
- JPH01139451U JPH01139451U JP1988036472U JP3647288U JPH01139451U JP H01139451 U JPH01139451 U JP H01139451U JP 1988036472 U JP1988036472 U JP 1988036472U JP 3647288 U JP3647288 U JP 3647288U JP H01139451 U JPH01139451 U JP H01139451U
- Authority
- JP
- Japan
- Prior art keywords
- side walls
- semiconductor element
- bases
- package
- upper package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims description 4
- 239000002184 metal Substances 0.000 description 2
- 238000005219 brazing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Description
第1図は本考案の一実施例の断面図、第2図a
は本考案の第2実施例の断面図、第2図bは同図
aのA―A矢視平面図、第3図は従来の半導体装
置の断面図である。
1……パツケージ基体、1a,7a……下部パ
ツケージ基体、1b,7b……上部パツケージ基
体、2……金属板、3,3a,3b……ICチツ
プ、4……ボンデイングワイヤ、5a,5b,8
a,8b……外部リード、6a,6b……突起端
子、9……ろう材、10……キヤツプ。
Figure 1 is a sectional view of an embodiment of the present invention, Figure 2a
2 is a sectional view of a second embodiment of the present invention, FIG. 2b is a plan view taken along the line A--A in FIG. 2a, and FIG. 3 is a sectional view of a conventional semiconductor device. 1...Package base, 1a, 7a...Lower package base, 1b, 7b...Upper package base, 2...Metal plate, 3, 3a, 3b...IC chip, 4...Bonding wire, 5a, 5b, 8
a, 8b...external lead, 6a, 6b...protruding terminal, 9...brazing metal, 10...cap.
Claims (1)
に半導体素子が固着された下部および上部パツケ
ージ基体を有し、かつ、前記下部および上部パツ
ケージ基体の側壁上面が突き合うようにして重ね
合わされ、前記それぞれの半導体素子の電極パツ
ドにつながる外部リードが共に前記下部パツケー
ジ基体の底面または側面から外部に引き出されて
いることを特徴とする半導体装置。 The lower and upper package bases have lower and upper package bases in which a semiconductor element is fixed to a central recess of the package base surrounded by thick side walls, and the lower and upper package bases are stacked so that the upper surfaces of the side walls abut against each other, and A semiconductor device characterized in that external leads connected to electrode pads of the semiconductor element are both led out from the bottom or side surface of the lower package base.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1988036472U JPH01139451U (en) | 1988-03-18 | 1988-03-18 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1988036472U JPH01139451U (en) | 1988-03-18 | 1988-03-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01139451U true JPH01139451U (en) | 1989-09-22 |
Family
ID=31263074
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1988036472U Pending JPH01139451U (en) | 1988-03-18 | 1988-03-18 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01139451U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005260138A (en) * | 2004-03-15 | 2005-09-22 | Matsushita Electric Ind Co Ltd | Board device |
-
1988
- 1988-03-18 JP JP1988036472U patent/JPH01139451U/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005260138A (en) * | 2004-03-15 | 2005-09-22 | Matsushita Electric Ind Co Ltd | Board device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH01139451U (en) | ||
JPH0298649U (en) | ||
JPH01165657U (en) | ||
JPS6273551U (en) | ||
JPH0263544U (en) | ||
JPS61192447U (en) | ||
JPS62122359U (en) | ||
JPH0410349U (en) | ||
JPS6142847U (en) | Packages for semiconductor devices | |
JPH0288240U (en) | ||
JPH0463651U (en) | ||
JPH02137044U (en) | ||
JPS6413145U (en) | ||
JPS60931U (en) | semiconductor equipment | |
JPH01100440U (en) | ||
JPS63167734U (en) | ||
JPH0268445U (en) | ||
JPS6452252U (en) | ||
JPH0176057U (en) | ||
JPS62145340U (en) | ||
JPH01162255U (en) | ||
JPH0482849U (en) | ||
JPS61140533U (en) | ||
JPS6413144U (en) | ||
JPS6181141U (en) |