JP7447703B2 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP7447703B2 JP7447703B2 JP2020110887A JP2020110887A JP7447703B2 JP 7447703 B2 JP7447703 B2 JP 7447703B2 JP 2020110887 A JP2020110887 A JP 2020110887A JP 2020110887 A JP2020110887 A JP 2020110887A JP 7447703 B2 JP7447703 B2 JP 7447703B2
- Authority
- JP
- Japan
- Prior art keywords
- metal layer
- semiconductor substrate
- layer
- lower metal
- intermediate layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
- H10D64/251—Source or drain electrodes for field-effect devices
- H10D64/252—Source or drain electrodes for field-effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
- H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
- H10D64/251—Source or drain electrodes for field-effect devices
- H10D64/256—Source or drain electrodes for field-effect devices for lateral devices wherein the source or drain electrodes are recessed in semiconductor bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/62—Electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/149—Source or drain regions of field-effect devices
- H10D62/151—Source or drain regions of field-effect devices of IGFETs
- H10D62/152—Source regions of DMOS transistors
- H10D62/153—Impurity concentrations or distributions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/425—Barrier, adhesion or liner layers
Landscapes
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2020110887A JP7447703B2 (ja) | 2020-06-26 | 2020-06-26 | 半導体装置およびその製造方法 |
| PCT/JP2021/023792 WO2021261520A1 (ja) | 2020-06-26 | 2021-06-23 | 半導体装置およびその製造方法 |
| US18/067,858 US12439670B2 (en) | 2020-06-26 | 2022-12-19 | Semiconductor device and method of manufacturing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2020110887A JP7447703B2 (ja) | 2020-06-26 | 2020-06-26 | 半導体装置およびその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2022007762A JP2022007762A (ja) | 2022-01-13 |
| JP2022007762A5 JP2022007762A5 (https=) | 2022-06-24 |
| JP7447703B2 true JP7447703B2 (ja) | 2024-03-12 |
Family
ID=79281320
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020110887A Active JP7447703B2 (ja) | 2020-06-26 | 2020-06-26 | 半導体装置およびその製造方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US12439670B2 (https=) |
| JP (1) | JP7447703B2 (https=) |
| WO (1) | WO2021261520A1 (https=) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000150653A (ja) | 1998-09-04 | 2000-05-30 | Seiko Epson Corp | 半導体装置の製造方法 |
| JP2007266483A (ja) | 2006-03-29 | 2007-10-11 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
| JP2017135283A (ja) | 2016-01-28 | 2017-08-03 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2017188544A (ja) | 2016-04-05 | 2017-10-12 | 三菱電機株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2018064026A (ja) | 2016-10-12 | 2018-04-19 | 富士電機株式会社 | 半導体装置 |
| JP2019040975A (ja) | 2017-08-24 | 2019-03-14 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61127149A (ja) * | 1984-11-26 | 1986-06-14 | Hitachi Ltd | 薄膜アルミニウム配線基板の製造方法とその製造装置 |
| DE69625265T2 (de) * | 1995-03-28 | 2003-09-04 | Texas Instruments Inc., Dallas | Halbleiterstrukturen |
| JP3645144B2 (ja) * | 2000-02-24 | 2005-05-11 | Necエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP4538490B2 (ja) | 2007-11-26 | 2010-09-08 | 上村工業株式会社 | アルミニウム又はアルミニウム合金上の金属置換処理液及びこれを用いた表面処理方法 |
| JP2019192687A (ja) | 2018-04-19 | 2019-10-31 | 株式会社豊田中央研究所 | 半導体装置および半導体装置の製造方法 |
| JP6969586B2 (ja) * | 2019-04-23 | 2021-11-24 | 株式会社デンソー | 半導体装置およびその製造方法 |
-
2020
- 2020-06-26 JP JP2020110887A patent/JP7447703B2/ja active Active
-
2021
- 2021-06-23 WO PCT/JP2021/023792 patent/WO2021261520A1/ja not_active Ceased
-
2022
- 2022-12-19 US US18/067,858 patent/US12439670B2/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000150653A (ja) | 1998-09-04 | 2000-05-30 | Seiko Epson Corp | 半導体装置の製造方法 |
| JP2007266483A (ja) | 2006-03-29 | 2007-10-11 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
| JP2017135283A (ja) | 2016-01-28 | 2017-08-03 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2017188544A (ja) | 2016-04-05 | 2017-10-12 | 三菱電機株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2018064026A (ja) | 2016-10-12 | 2018-04-19 | 富士電機株式会社 | 半導体装置 |
| JP2019040975A (ja) | 2017-08-24 | 2019-03-14 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| US12439670B2 (en) | 2025-10-07 |
| US20230121589A1 (en) | 2023-04-20 |
| JP2022007762A (ja) | 2022-01-13 |
| WO2021261520A1 (ja) | 2021-12-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11869961B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
| JP4916444B2 (ja) | 半導体装置の製造方法 | |
| US20190080976A1 (en) | Semiconductor device and method for manufacturing the same | |
| US20080105947A1 (en) | Semiconductor device, wiring of semiconductor device, and method of forming wiring | |
| CN100559576C (zh) | 半导体器件 | |
| US7919834B2 (en) | Edge seal for thru-silicon-via technology | |
| JP2014192351A (ja) | 半導体装置の製造方法 | |
| US11658093B2 (en) | Semiconductor element with electrode having first section and second sections in contact with the first section, and semiconductor device | |
| US11264462B2 (en) | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | |
| US20250096169A1 (en) | Semiconductor device | |
| JP6736902B2 (ja) | 半導体装置の製造方法 | |
| JP4828537B2 (ja) | 半導体装置 | |
| JP2002314081A (ja) | トレンチゲート型半導体装置およびその製造方法 | |
| JP7447703B2 (ja) | 半導体装置およびその製造方法 | |
| CN111180514B (zh) | 半导体装置 | |
| CN110858611B (zh) | 半导体装置 | |
| JPH1022322A (ja) | 半導体装置 | |
| CN1417867A (zh) | 集成型肖特基势垒二极管及其制造方法 | |
| US20220102547A1 (en) | Semiconductor Die and Method of Manufacturing the Same | |
| JP2021150587A (ja) | 半導体装置 | |
| JP2025096939A (ja) | 半導体装置及び半導体装置の製造方法 | |
| WO2021225124A1 (ja) | 半導体装置、半導体パッケージ、および、それらの製造方法 | |
| CN116072610A (zh) | 碳化硅半导体装置的制造方法及碳化硅半导体芯片 | |
| JP2025033568A (ja) | 半導体装置および半導体装置の製造方法 | |
| JP2024035357A (ja) | 半導体装置およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220615 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220615 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20230905 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20231031 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20240130 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20240212 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 7447703 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |