JP6945388B2 - エッチング方法及びエッチング処理装置 - Google Patents
エッチング方法及びエッチング処理装置 Download PDFInfo
- Publication number
- JP6945388B2 JP6945388B2 JP2017160546A JP2017160546A JP6945388B2 JP 6945388 B2 JP6945388 B2 JP 6945388B2 JP 2017160546 A JP2017160546 A JP 2017160546A JP 2017160546 A JP2017160546 A JP 2017160546A JP 6945388 B2 JP6945388 B2 JP 6945388B2
- Authority
- JP
- Japan
- Prior art keywords
- etching
- silicon
- power
- film
- containing film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
- H01J37/32137—Radio frequency generated discharge controlling of the discharge by modulation of energy
- H01J37/32146—Amplitude modulation, includes pulsing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
- H01J37/32137—Radio frequency generated discharge controlling of the discharge by modulation of energy
- H01J37/32155—Frequency modulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
- H01J37/32137—Radio frequency generated discharge controlling of the discharge by modulation of energy
- H01J37/32155—Frequency modulation
- H01J37/32165—Plural frequencies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
- H01J37/32174—Circuits specially adapted for controlling the RF discharge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32917—Plasma diagnostics
- H01J37/32935—Monitoring and controlling tubes by information coming from the object and/or discharge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67069—Apparatus for fluid treatment for etching for drying etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67253—Process monitoring, e.g. flow or thickness monitoring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05H—PLASMA TECHNIQUE; PRODUCTION OF ACCELERATED ELECTRICALLY-CHARGED PARTICLES OR OF NEUTRONS; PRODUCTION OR ACCELERATION OF NEUTRAL MOLECULAR OR ATOMIC BEAMS
- H05H1/00—Generating plasma; Handling plasma
- H05H1/24—Generating plasma
- H05H1/46—Generating plasma using applied electromagnetic fields, e.g. high frequency or microwave energy
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/50—EEPROM devices comprising charge-trapping gate insulators characterised by the boundary region between the core and peripheral circuit regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D87/00—Integrated devices comprising both bulk components and either SOI or SOS components on the same substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Analytical Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Electromagnetism (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Drying Of Semiconductors (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Plasma Technology (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017160546A JP6945388B2 (ja) | 2017-08-23 | 2017-08-23 | エッチング方法及びエッチング処理装置 |
| KR1020180096843A KR102720049B1 (ko) | 2017-08-23 | 2018-08-20 | 에칭 방법 및 에칭 처리 장치 |
| US16/106,545 US11043391B2 (en) | 2017-08-23 | 2018-08-21 | Etching method and etching processing apparatus |
| SG10201807085RA SG10201807085RA (en) | 2017-08-23 | 2018-08-21 | Etching method and etching processing apparatus |
| CN201810959062.3A CN111916350B (zh) | 2017-08-23 | 2018-08-22 | 蚀刻方法和蚀刻处理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017160546A JP6945388B2 (ja) | 2017-08-23 | 2017-08-23 | エッチング方法及びエッチング処理装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2019040959A JP2019040959A (ja) | 2019-03-14 |
| JP2019040959A5 JP2019040959A5 (enExample) | 2020-07-30 |
| JP6945388B2 true JP6945388B2 (ja) | 2021-10-06 |
Family
ID=65435516
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017160546A Active JP6945388B2 (ja) | 2017-08-23 | 2017-08-23 | エッチング方法及びエッチング処理装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US11043391B2 (enExample) |
| JP (1) | JP6945388B2 (enExample) |
| KR (1) | KR102720049B1 (enExample) |
| CN (1) | CN111916350B (enExample) |
| SG (1) | SG10201807085RA (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102633484B1 (ko) | 2019-07-10 | 2024-02-05 | 삼성전자주식회사 | 더미 패턴들을 갖는 반도체 소자들 |
| CN111739795B (zh) * | 2020-06-24 | 2023-08-18 | 北京北方华创微电子装备有限公司 | 刻蚀方法 |
| TWI878602B (zh) * | 2020-09-14 | 2025-04-01 | 日商東京威力科創股份有限公司 | 蝕刻處理方法及基板處理裝置 |
| JP7650349B2 (ja) * | 2021-04-14 | 2025-03-24 | 東京エレクトロン株式会社 | エッチング方法及びプラズマ処理装置 |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3799073B2 (ja) * | 1994-11-04 | 2006-07-19 | 株式会社日立製作所 | ドライエッチング方法 |
| JPH08241885A (ja) * | 1995-03-06 | 1996-09-17 | Hitachi Ltd | 表面処理方法および表面処理装置 |
| JPH10209126A (ja) * | 1997-01-23 | 1998-08-07 | Hitachi Ltd | プラズマエッチング装置 |
| US6255221B1 (en) * | 1998-12-17 | 2001-07-03 | Lam Research Corporation | Methods for running a high density plasma etcher to achieve reduced transistor device damage |
| JP3795798B2 (ja) * | 2001-12-03 | 2006-07-12 | 株式会社東芝 | 半導体記憶装置 |
| JP5014166B2 (ja) * | 2007-02-13 | 2012-08-29 | 株式会社日立ハイテクノロジーズ | プラズマ処理方法およびプラズマ処理装置 |
| JP2010272649A (ja) * | 2009-05-20 | 2010-12-02 | Panasonic Corp | 半導体装置及びその製造方法 |
| US9373521B2 (en) * | 2010-02-24 | 2016-06-21 | Tokyo Electron Limited | Etching processing method |
| JP2012077983A (ja) | 2010-09-30 | 2012-04-19 | Daikin Industries Ltd | 冷凍回路 |
| JP5893864B2 (ja) * | 2011-08-02 | 2016-03-23 | 東京エレクトロン株式会社 | プラズマエッチング方法 |
| US8598040B2 (en) | 2011-09-06 | 2013-12-03 | Lam Research Corporation | ETCH process for 3D flash structures |
| JP6096470B2 (ja) | 2012-10-29 | 2017-03-15 | 東京エレクトロン株式会社 | プラズマ処理方法及びプラズマ処理装置 |
| JP6154820B2 (ja) * | 2012-11-01 | 2017-06-28 | 東京エレクトロン株式会社 | プラズマ処理方法及びプラズマ処理装置 |
| JP6180824B2 (ja) * | 2013-07-02 | 2017-08-16 | 東京エレクトロン株式会社 | プラズマエッチング方法及びプラズマエッチング装置 |
| JP6320248B2 (ja) * | 2014-03-04 | 2018-05-09 | 東京エレクトロン株式会社 | プラズマエッチング方法 |
| JP6498022B2 (ja) * | 2015-04-22 | 2019-04-10 | 東京エレクトロン株式会社 | エッチング処理方法 |
| JP6516603B2 (ja) * | 2015-04-30 | 2019-05-22 | 東京エレクトロン株式会社 | エッチング方法及びエッチング装置 |
| JP6504989B2 (ja) | 2015-05-14 | 2019-04-24 | 東京エレクトロン株式会社 | エッチング方法 |
| JP6604833B2 (ja) * | 2015-12-03 | 2019-11-13 | 東京エレクトロン株式会社 | プラズマエッチング方法 |
| JP6498152B2 (ja) * | 2015-12-18 | 2019-04-10 | 東京エレクトロン株式会社 | エッチング方法 |
| KR20180019906A (ko) * | 2016-08-17 | 2018-02-27 | 삼성전자주식회사 | 플라즈마 식각장비 및 이를 이용한 반도체 소자의 제조방법 |
-
2017
- 2017-08-23 JP JP2017160546A patent/JP6945388B2/ja active Active
-
2018
- 2018-08-20 KR KR1020180096843A patent/KR102720049B1/ko active Active
- 2018-08-21 US US16/106,545 patent/US11043391B2/en active Active
- 2018-08-21 SG SG10201807085RA patent/SG10201807085RA/en unknown
- 2018-08-22 CN CN201810959062.3A patent/CN111916350B/zh active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US11043391B2 (en) | 2021-06-22 |
| KR102720049B1 (ko) | 2024-10-21 |
| CN111916350B (zh) | 2023-12-26 |
| SG10201807085RA (en) | 2019-03-28 |
| CN111916350A (zh) | 2020-11-10 |
| JP2019040959A (ja) | 2019-03-14 |
| US20190067030A1 (en) | 2019-02-28 |
| KR20190022351A (ko) | 2019-03-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4733214B1 (ja) | マスクパターンの形成方法及び半導体装置の製造方法 | |
| US9673058B1 (en) | Method for etching features in dielectric layers | |
| US20130344702A1 (en) | Method of etching silicon nitride films | |
| WO1999033097A1 (en) | Improved techniques for etching an oxide layer | |
| JP6945388B2 (ja) | エッチング方法及びエッチング処理装置 | |
| KR20140120309A (ko) | 반도체 제조 장치의 제조 방법 및 반도체 제조 장치 | |
| KR20060127173A (ko) | 반도체 장치의 제조 방법 및 절연막의 에칭 방법 | |
| CN101171666A (zh) | 用于蚀刻工艺的稳定的光致抗蚀剂结构 | |
| TW201515102A (zh) | 電漿蝕刻方法及電漿蝕刻裝置 | |
| KR20150021475A (ko) | 실리콘 산화막을 에칭하는 방법 | |
| KR20080006457A (ko) | 플라즈마 에칭 방법 및 컴퓨터 판독 가능한 기억 매체 | |
| KR20180094801A (ko) | 플라즈마 처리 방법 및 플라즈마 처리 장치 | |
| JP4351806B2 (ja) | フォトレジストマスクを使用してエッチングするための改良技術 | |
| JP4451934B2 (ja) | 導電層をエッチングする方法及び集積回路 | |
| US6227211B1 (en) | Uniformity improvement of high aspect ratio contact by stop layer | |
| TW201637092A (zh) | 蝕刻方法(二) | |
| KR102424479B1 (ko) | 플라즈마 에칭 방법 및 플라즈마 에칭 장치 | |
| US11955316B2 (en) | Substrate processing method, method for manufacturing semiconducor device, and plasma processing apparatus | |
| JP7641923B2 (ja) | エッチング方法及びプラズマ処理装置 | |
| JP6114622B2 (ja) | エッチング方法 | |
| US10438774B2 (en) | Etching method and plasma processing apparatus | |
| JP7675033B2 (ja) | エッチング方法及びプラズマ処理装置 | |
| JP2020096174A (ja) | エッチング処理方法及び基板処理装置 | |
| US20240213032A1 (en) | Etching method and plasma processing apparatus | |
| KR20050000970A (ko) | 반도체 소자의 제조방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200603 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200603 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20210330 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210406 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210517 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210817 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20210914 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6945388 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |