JP6770848B2 - 被処理体を処理する方法 - Google Patents
被処理体を処理する方法 Download PDFInfo
- Publication number
- JP6770848B2 JP6770848B2 JP2016147475A JP2016147475A JP6770848B2 JP 6770848 B2 JP6770848 B2 JP 6770848B2 JP 2016147475 A JP2016147475 A JP 2016147475A JP 2016147475 A JP2016147475 A JP 2016147475A JP 6770848 B2 JP6770848 B2 JP 6770848B2
- Authority
- JP
- Japan
- Prior art keywords
- gas
- mask
- processing container
- plasma
- etched
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- C—CHEMISTRY; METALLURGY
- C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
- C09K—MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
- C09K13/00—Etching, surface-brightening or pickling compositions
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/68—Preparation processes not covered by groups G03F1/20 - G03F1/50
- G03F1/80—Etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02219—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31058—After-treatment of organic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
- H01L21/31138—Etching organic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05H—PLASMA TECHNIQUE; PRODUCTION OF ACCELERATED ELECTRICALLY-CHARGED PARTICLES OR OF NEUTRONS; PRODUCTION OR ACCELERATION OF NEUTRAL MOLECULAR OR ATOMIC BEAMS
- H05H1/00—Generating plasma; Handling plasma
- H05H1/24—Generating plasma
- H05H1/46—Generating plasma using applied electromagnetic fields, e.g. high frequency or microwave energy
Description
このように、特許文献2の技術では、ラインウィグリング、ストライエーションを防止するために、三層構造のマスクに対し、下層レジストの処理後に側壁保護膜を形成し、この形成後のエッチング時のラインウィグリング、ストライエーションを防止することが提案されている。
Claims (16)
- 被処理体を処理する方法であって、
前記被処理体は、被エッチング層と該被エッチング層上に設けられた第1のマスクとを備え、
当該方法は、
前記被処理体が収容されたプラズマ処理装置の処理容器内においてプラズマを発生させて該処理容器に設けられた平行平板電極の上部電極に負の直流電圧を印可することによって、前記第1のマスクに二次電子を照射すると共に、該上部電極が備えシリコンを含有する電極板からシリコンを放出させて該シリコンを含む酸化シリコン化合物で該第1のマスクを覆う、第1の工程と、
前記第1の工程の実行後に、前記処理容器内において第1のガスのプラズマを生成し、該プラズマに含まれるラジカルを含む混合層を前記被エッチング層の表面の原子層に形成する第2の工程と、
前記第2の工程の実行後に、前記処理容器内の空間をパージする第3の工程と、
前記第3の工程の実行後に、前記処理容器内において第2のガスのプラズマを生成し、該プラズマにバイアス電圧を印可して、前記混合層を除去する第4の工程と、
前記第4の工程の実行後に、前記処理容器内の空間をパージする第5の工程と、
を含む第1のシーケンスを繰り返し実行し、前記被エッチング層を原子層毎に除去することによって、該被エッチング層をエッチングする、
方法。 - 前記第1のガスは、フルオロカーボン系ガスと希ガスとを含む、
請求項1に記載の方法。 - 前記第2のガスは、希ガスである、
請求項1または請求項2に記載の方法。 - 前記第1のシーケンスの実行前に、前記第1のマスクを形成する工程を更に備え、
前記第1のマスクを形成する前記工程は、第6の工程と第7の工程とを備え、該第6の工程と該第7の工程とにおいて、前記被エッチング層上に設けられていた有機膜と該有機膜上に設けられていた反射防止膜とに対し該反射防止膜上に設けられていた第2のマスクを用いてエッチング処理を行うことによって、前記第1のマスクを形成し、
前記第6の工程は、前記反射防止膜をエッチングし、
前記第7の工程は、前記第6の工程の実行後に、前記有機膜をエッチングし、
前記第1のマスクは、前記第6の工程および前記第7の工程の実行によって形成され、前記反射防止膜および前記有機膜から形成される、
請求項1〜3の何れか一項に記載の方法。 - 前記第6の工程は、
前記処理容器内において、前記第2のマスクの表面に保護膜をコンフォーマルに形成する工程と、
前記保護膜をコンフォーマルに形成する前記工程の実行後に、該保護膜が形成された前記第2のマスクを用いて、前記処理容器内で発生させたプラズマにより前記反射防止膜を原子層毎に除去し、該反射防止膜をエッチングする工程と、
を備える、
請求項4に記載の方法。 - 前記第6の工程は、
前記保護膜をコンフォーマルに形成する前記工程の実行前に、前記処理容器内でプラズマを発生させて前記処理容器に設けられた上部電極に負の直流電圧を印可することにより、前記第2のマスクに二次電子を照射する工程を更に備える、
請求項5に記載の方法。 - 前記第2のマスクに二次電子を照射する前記工程は、前記処理容器内でプラズマを発生させて前記上部電極に負の直流電圧を印可することにより、前記電極板からシリコンを放出させて該シリコンを含む酸化シリコン化合物で前記第2のマスクを覆う、
請求項6に記載の方法。 - 前記保護膜をコンフォーマルに形成する前記工程は、
前記処理容器内に第3のガスを供給する第8の工程と、
前記第8の工程の実行後に、前記処理容器内の空間をパージする第9の工程と、
前記第9の工程の実行後に、前記処理容器内において第4のガスのプラズマを生成する第10の工程と、
前記第10の工程の実行後に、前記処理容器内の空間をパージする第11の工程と、
を含む第2のシーケンスを繰り返し実行することによって、前記第2のマスクの前記表面に前記保護膜をコンフォーマルに形成し、
前記第8の工程は、前記第3のガスのプラズマを生成しない、
請求項5〜7の何れか一項に記載の方法。 - 前記第3のガスは、有機含有のアミノシラン系ガスを含む、
請求項8に記載の方法。 - 前記第3のガスのアミノシラン系ガスは、1〜3個のケイ素原子を有するアミノシランを含む、請求項9に記載の方法。
- 前記第3のガスのアミノシラン系ガスは、1〜3個のアミノ基を有するアミノシランを含む、請求項9または請求項10に記載の方法。
- 前記第4のガスは、酸素原子および炭素原子を含有するガスを含む、
請求項8または請求項9に記載の方法。 - 前記反射防止膜をエッチングする前記工程は、
前記保護膜をコンフォーマルに形成する前記工程の実行後に、前記処理容器内において第5のガスのプラズマを生成し、該プラズマに含まれるラジカルを含む混合層を前記反射防止膜の表面の原子層に形成する第12の工程と、
前記第12の工程の実行後に、前記処理容器内の空間をパージする第13の工程と、
前記第13の工程の実行後に、前記処理容器内において第6のガスのプラズマを生成し、該プラズマにバイアス電圧を印可して、前記混合層を除去する第14の工程と、
前記第14の工程の実行後に、前記処理容器内の空間をパージする第15の工程と、
を含む第3のシーケンスを繰り返し実行し、前記反射防止膜を原子層毎に除去することによって、該反射防止膜をエッチングする、
請求項5〜12の何れか一項に記載の方法。 - 前記第5のガスは、フルオロカーボン系ガスと希ガスとを含む、
請求項13に記載の方法。 - 前記第6のガスは、希ガスを含む、
請求項13または請求項14に記載の方法。 - 前記第7の工程は、前記第6の工程の実行後に、前記処理容器内で発生させたプラズマにより、第3のマスクを用いて前記有機膜に対しエッチング処理を行い、
前記第3のマスクは、前記第6の工程において、前記第2のマスクと前記反射防止膜とから形成される、
請求項4〜15の何れか一項に記載の方法。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW106109244A TWI766857B (zh) | 2016-03-29 | 2017-03-21 | 被處理體之處理方法 |
KR1020187030670A KR102362462B1 (ko) | 2016-03-29 | 2017-03-27 | 피처리체를 처리하는 방법 |
US16/089,071 US10763123B2 (en) | 2016-03-29 | 2017-03-27 | Method for processing workpiece |
PCT/JP2017/012399 WO2017170405A1 (ja) | 2016-03-29 | 2017-03-27 | 被処理体を処理する方法 |
CN201780020009.0A CN108885990B (zh) | 2016-03-29 | 2017-03-27 | 对被处理物进行处理的方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016065802 | 2016-03-29 | ||
JP2016065802 | 2016-03-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2017183688A JP2017183688A (ja) | 2017-10-05 |
JP6770848B2 true JP6770848B2 (ja) | 2020-10-21 |
Family
ID=60006491
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016147475A Active JP6770848B2 (ja) | 2016-03-29 | 2016-07-27 | 被処理体を処理する方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10763123B2 (ja) |
JP (1) | JP6770848B2 (ja) |
CN (1) | CN108885990B (ja) |
TW (1) | TWI766857B (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102362282B1 (ko) | 2016-03-29 | 2022-02-11 | 도쿄엘렉트론가부시키가이샤 | 피처리체를 처리하는 방법 |
JP6784530B2 (ja) * | 2016-03-29 | 2020-11-11 | 東京エレクトロン株式会社 | 被処理体を処理する方法 |
JP7089881B2 (ja) * | 2018-01-10 | 2022-06-23 | 東京エレクトロン株式会社 | 成膜方法 |
JP7203531B2 (ja) | 2018-08-08 | 2023-01-13 | 東京エレクトロン株式会社 | プラズマ処理方法及びプラズマ処理装置 |
KR20200087694A (ko) * | 2019-01-11 | 2020-07-21 | 도쿄엘렉트론가부시키가이샤 | 처리 방법 및 플라즈마 처리 장치 |
JPWO2020161879A1 (ja) * | 2019-02-08 | 2021-02-18 | 株式会社日立ハイテク | ドライエッチング方法及びドライエッチング装置 |
CN111627809B (zh) * | 2019-02-28 | 2024-03-22 | 东京毅力科创株式会社 | 基片处理方法和基片处理装置 |
US20210210355A1 (en) * | 2020-01-08 | 2021-07-08 | Tokyo Electron Limited | Methods of Plasma Processing Using a Pulsed Electron Beam |
CN116631850B (zh) * | 2023-07-24 | 2023-10-03 | 无锡邑文电子科技有限公司 | 低损伤碳化硅界面的处理方法 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100371491C (zh) | 1999-08-17 | 2008-02-27 | 东京电子株式会社 | 脉冲等离子体处理方法及其设备 |
US7169695B2 (en) | 2002-10-11 | 2007-01-30 | Lam Research Corporation | Method for forming a dual damascene structure |
JP2004207286A (ja) * | 2002-12-24 | 2004-07-22 | Sony Corp | ドライエッチング方法および半導体装置の製造方法 |
JP2004273933A (ja) * | 2003-03-11 | 2004-09-30 | Seiko Instruments Inc | 金属および金属酸化物の微細加工方法 |
US7604908B2 (en) * | 2005-03-09 | 2009-10-20 | Tokyo Electron Limited | Fine pattern forming method |
JP4946138B2 (ja) * | 2006-03-31 | 2012-06-06 | 東京エレクトロン株式会社 | エッチング方法 |
MY148830A (en) | 2006-08-22 | 2013-06-14 | Lam Res Corp | Method for plasma etching performance enhancement |
JP5484325B2 (ja) * | 2008-06-13 | 2014-05-07 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
JP4733214B1 (ja) * | 2010-04-02 | 2011-07-27 | 東京エレクトロン株式会社 | マスクパターンの形成方法及び半導体装置の製造方法 |
JP2012015343A (ja) | 2010-07-01 | 2012-01-19 | Hitachi High-Technologies Corp | プラズマエッチング方法 |
JP5528244B2 (ja) * | 2010-07-26 | 2014-06-25 | 東京エレクトロン株式会社 | プラズマ処理方法および記憶媒体 |
US8993072B2 (en) * | 2011-09-27 | 2015-03-31 | Air Products And Chemicals, Inc. | Halogenated organoaminosilane precursors and methods for depositing films comprising same |
US9666414B2 (en) * | 2011-10-27 | 2017-05-30 | Applied Materials, Inc. | Process chamber for etching low k and other dielectric films |
JP6063264B2 (ja) * | 2012-09-13 | 2017-01-18 | 東京エレクトロン株式会社 | 被処理基体を処理する方法、及びプラズマ処理装置 |
JP5519059B2 (ja) * | 2013-05-23 | 2014-06-11 | 株式会社日立国際電気 | 半導体デバイスの製造方法および基板処理装置 |
JP6366454B2 (ja) * | 2014-10-07 | 2018-08-01 | 東京エレクトロン株式会社 | 被処理体を処理する方法 |
-
2016
- 2016-07-27 JP JP2016147475A patent/JP6770848B2/ja active Active
-
2017
- 2017-03-21 TW TW106109244A patent/TWI766857B/zh active
- 2017-03-27 CN CN201780020009.0A patent/CN108885990B/zh active Active
- 2017-03-27 US US16/089,071 patent/US10763123B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP2017183688A (ja) | 2017-10-05 |
CN108885990A (zh) | 2018-11-23 |
US20190131141A1 (en) | 2019-05-02 |
TWI766857B (zh) | 2022-06-11 |
CN108885990B (zh) | 2023-06-30 |
US10763123B2 (en) | 2020-09-01 |
TW201807741A (zh) | 2018-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6770848B2 (ja) | 被処理体を処理する方法 | |
KR102362462B1 (ko) | 피처리체를 처리하는 방법 | |
KR101083623B1 (ko) | 가스 화학물질의 주기적 조절을 사용하는 플라즈마 에칭방법 | |
US11658036B2 (en) | Apparatus for processing substrate | |
JP7061653B2 (ja) | 被処理体を処理する方法 | |
CN107026081B (zh) | 对被处理体进行处理的方法 | |
US11823903B2 (en) | Method for processing workpiece | |
CN107731677B (zh) | 处理被处理体的方法 | |
TW201131639A (en) | Method for processing a target object and computer readable storage medium | |
US10692726B2 (en) | Method for processing workpiece | |
JP6823527B2 (ja) | エッチング方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190415 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200107 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20200901 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20200928 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6770848 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |