JP6678196B2 - 半導体装置及び配線構造体の製造方法 - Google Patents
半導体装置及び配線構造体の製造方法 Download PDFInfo
- Publication number
- JP6678196B2 JP6678196B2 JP2018064423A JP2018064423A JP6678196B2 JP 6678196 B2 JP6678196 B2 JP 6678196B2 JP 2018064423 A JP2018064423 A JP 2018064423A JP 2018064423 A JP2018064423 A JP 2018064423A JP 6678196 B2 JP6678196 B2 JP 6678196B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- conductor
- wiring structure
- wiring conductor
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 94
- 238000004519 manufacturing process Methods 0.000 title claims description 36
- 239000004020 conductor Substances 0.000 claims description 339
- 238000000034 method Methods 0.000 claims description 44
- 238000010030 laminating Methods 0.000 claims description 14
- 238000007789 sealing Methods 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 145
- 235000012431 wafers Nutrition 0.000 description 55
- 239000011347 resin Substances 0.000 description 27
- 229920005989 resin Polymers 0.000 description 27
- 239000011810 insulating material Substances 0.000 description 20
- 239000000463 material Substances 0.000 description 20
- 239000000758 substrate Substances 0.000 description 14
- 230000008569 process Effects 0.000 description 13
- 239000012790 adhesive layer Substances 0.000 description 12
- 238000005452 bending Methods 0.000 description 10
- 229910000679 solder Inorganic materials 0.000 description 9
- 238000007747 plating Methods 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 6
- 230000008878 coupling Effects 0.000 description 5
- 238000010168 coupling process Methods 0.000 description 5
- 238000005859 coupling reaction Methods 0.000 description 5
- 230000005855 radiation Effects 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000002390 adhesive tape Substances 0.000 description 4
- 238000005553 drilling Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 230000017525 heat dissipation Effects 0.000 description 4
- 238000004080 punching Methods 0.000 description 4
- 229920001187 thermosetting polymer Polymers 0.000 description 4
- 238000003698 laser cutting Methods 0.000 description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 239000000805 composite resin Substances 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000011256 inorganic filler Substances 0.000 description 2
- 229910003475 inorganic filler Inorganic materials 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 230000000149 penetrating effect Effects 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- XLJMAIOERFSOGZ-UHFFFAOYSA-M cyanate Chemical compound [O-]C#N XLJMAIOERFSOGZ-UHFFFAOYSA-M 0.000 description 1
- 230000000994 depressogenic effect Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000006260 foam Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 229920001568 phenolic resin Polymers 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
- 238000005728 strengthening Methods 0.000 description 1
- 239000004408 titanium dioxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68372—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
12…半導体チップ 13…電極パッド
14…電子素子 15…再配線層
15a…第1の再配線層 15b…第2の再配線層
16…はんだボール 17…ビア
20…配線構造体 20a…上面
20b…下面 20c…端面
20d…露出面 20e…下側露出面
20f…上側露出面 20g…左端面
20h…右端面 21…配線導体(貫通導体)
21a…屈曲点 21b…分岐点
21c…結合用配線導体 21d…サイド用配線導体
21e…凸部 21f…凹部
21E…電送用の配線導体 21H…放熱用の配線導体
22…絶縁部 23…電子素子
24…はんだバンプ 25…めっきキャップ
31…マスクシート 32…フォトスクリーン
40…ウエハキャリア 41…支持基板
42…粘着層 51…X方向アライメントマーク
52…Y方向アライメントマーク 100…半導体装置
101…擬似ウエハ構造体
Claims (4)
- 絶縁層内に,回路素子と,前記絶縁層の表面と裏面とを厚さ方向に接続する貫通導体とが埋め込まれた半導体装置の製造方法であって,
所定パターンの配線導体が絶縁部上の平面方向に沿って形成された配線構造体を作成する工程と,
前記配線構造体を垂直に起立させた状態で,前記配線構造体を前記絶縁層内に封止する工程と,を含み,
前記配線構造体を作成する工程は,
予め用意された所定パターンの第1の配線導体を,層状の第1の絶縁部に重ね合わせる工程と,
層状の第2の絶縁部を第1の配線導体に重ね合わせた後に,予め用意された所定パターンの第2の配線導体を,当該第2の絶縁部に重ね合わせる工程と,を含み,
前記配線構造体を作成する工程において,第1の配線導体と第2の配線導体は絶縁状態にあり,
前記配線導体が前記貫通導体として機能する
半導体装置の製造方法。 - 前記配線導体の前記所定パターンは,前記配線構造体をダイシングして個片化する際に当該ダイシングの位置を調整するためのアライメントマークを含む
請求項1に記載の半導体装置の製造方法。 - 半導体装置を構成する絶縁層の表面と裏面とを厚さ方向に接続する貫通導体として用いられる配線構造体を製造する方法であって,
予め用意された所定パターンの第1の配線導体を,層状の第1の絶縁部に重ね合わせる工程と,
層状の第2の絶縁部を第1の配線導体に重ね合わせた後に,予め用意された所定パターンの第2の配線導体を,当該第2の絶縁部に重ね合わせる工程と,を含み,
第1の配線導体と第2の配線導体は絶縁状態にあり,
前記配線導体が前記貫通導体として機能する
配線構造体の製造方法。 - 前記配線導体の前記所定パターンは,前記配線構造体をダイシングして個片化する際に当該ダイシングの位置を調整するためのアライメントマークを含む
請求項3に記載の配線構造体の製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018064423A JP6678196B2 (ja) | 2018-03-29 | 2018-03-29 | 半導体装置及び配線構造体の製造方法 |
PCT/JP2019/012668 WO2019189063A1 (ja) | 2018-03-29 | 2019-03-26 | 半導体装置及び配線構造体の製造方法 |
US17/041,637 US11367627B2 (en) | 2018-03-29 | 2019-03-26 | Methods for manufacturing semiconductor device and wiring structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018064423A JP6678196B2 (ja) | 2018-03-29 | 2018-03-29 | 半導体装置及び配線構造体の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2019176063A JP2019176063A (ja) | 2019-10-10 |
JP6678196B2 true JP6678196B2 (ja) | 2020-04-08 |
Family
ID=68058935
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018064423A Active JP6678196B2 (ja) | 2018-03-29 | 2018-03-29 | 半導体装置及び配線構造体の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11367627B2 (ja) |
JP (1) | JP6678196B2 (ja) |
WO (1) | WO2019189063A1 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7421357B2 (ja) * | 2020-02-05 | 2024-01-24 | 新光電気工業株式会社 | 部品内蔵基板及び部品内蔵基板の製造方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0955582A (ja) * | 1995-08-14 | 1997-02-25 | Furukawa Electric Co Ltd:The | 厚肉導体埋め込み回路基板の製造方法 |
JP3714758B2 (ja) * | 1997-03-07 | 2005-11-09 | 新光電気工業株式会社 | 回路基板の製造方法 |
JP2001111195A (ja) * | 1999-10-13 | 2001-04-20 | Eastern Co Ltd | 回路基板の製造方法 |
DE10126253A1 (de) | 2001-05-29 | 2002-12-05 | Clariant Gmbh | Neuartig konfektionierte quaternäre Ammoniumverbindungen |
JP3942168B2 (ja) * | 2002-08-27 | 2007-07-11 | 日本特殊陶業株式会社 | 配線基板の製造方法、配線基板 |
US7258549B2 (en) * | 2004-02-20 | 2007-08-21 | Matsushita Electric Industrial Co., Ltd. | Connection member and mount assembly and production method of the same |
JP2005268544A (ja) * | 2004-03-18 | 2005-09-29 | Nec Saitama Ltd | 基板間接続基板および基板間接続構造 |
JP4033157B2 (ja) * | 2004-03-29 | 2008-01-16 | 松下電器産業株式会社 | 導電路形成方法 |
WO2006028098A1 (ja) * | 2004-09-10 | 2006-03-16 | Matsushita Electric Industrial Co., Ltd. | 配線基板 |
JP3960479B1 (ja) | 2006-07-07 | 2007-08-15 | 国立大学法人九州工業大学 | 両面電極構造の半導体装置の製造方法 |
JP2008084998A (ja) * | 2006-09-27 | 2008-04-10 | Sanyo Electric Co Ltd | 板状体およびそれを用いた回路装置の製造方法 |
JPWO2011004556A1 (ja) * | 2009-07-06 | 2012-12-13 | 株式会社フジクラ | 貫通配線基板及びその製造方法 |
JP2016167621A (ja) * | 2016-04-28 | 2016-09-15 | 新光電気工業株式会社 | 配線基板 |
-
2018
- 2018-03-29 JP JP2018064423A patent/JP6678196B2/ja active Active
-
2019
- 2019-03-26 US US17/041,637 patent/US11367627B2/en active Active
- 2019-03-26 WO PCT/JP2019/012668 patent/WO2019189063A1/ja active Application Filing
Also Published As
Publication number | Publication date |
---|---|
US11367627B2 (en) | 2022-06-21 |
JP2019176063A (ja) | 2019-10-10 |
WO2019189063A1 (ja) | 2019-10-03 |
US20210035817A1 (en) | 2021-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9147667B2 (en) | Semiconductor device with face-to-face chips on interposer and method of manufacturing the same | |
TWI521669B (zh) | 具有堆疊式封裝能力之半導體封裝件及其製作方法 | |
TWI593076B (zh) | 具有堆疊式封裝能力之半導體封裝件及其製作方法 | |
US8053275B2 (en) | Semiconductor device having double side electrode structure and method of producing the same | |
JP3904541B2 (ja) | 半導体装置内蔵基板の製造方法 | |
TWI437647B (zh) | 具有凸塊/基座/凸緣層散熱座及增層電路之散熱增益型半導體組體 | |
JP5573422B2 (ja) | 半導体装置の製造方法 | |
KR101167384B1 (ko) | 반도체 구성요소를 구비한 반도체 장치 및 그 제조 방법 | |
US20150115433A1 (en) | Semiconducor device and method of manufacturing the same | |
KR20130014379A (ko) | 반도체장치, 이 반도체장치를 수직으로 적층한 반도체 모듈 구조 및 그 제조방법 | |
KR102351676B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
KR102647008B1 (ko) | 팬 아웃 패키지 및 이의 형성 방법 | |
KR102061342B1 (ko) | 강화된 범프 체결 구조를 포함하는 전자 소자의 패키지 및 제조 방법 | |
JP2002158312A (ja) | 3次元実装用半導体パッケージ、その製造方法、および半導体装置 | |
CN102169842A (zh) | 用于凹陷的半导体基底的技术和配置 | |
KR20130140643A (ko) | 중합체성 충전재 트렌치를 갖는 반도체 칩 디바이스 | |
KR20070018057A (ko) | 수직으로 적층된 반도체 장치, 그 제조 방법 및 프로세스 | |
JP2016152260A (ja) | 電子装置 | |
JP6678196B2 (ja) | 半導体装置及び配線構造体の製造方法 | |
US20170025386A1 (en) | Semiconductor device | |
CN110718529A (zh) | 半导体装置以及半导体装置的制造方法 | |
JP5075424B2 (ja) | 電子部品内蔵型配線基板の製造方法 | |
US11817422B2 (en) | Semiconductor device | |
KR20120031423A (ko) | 반도체 장치 및 그 제조 방법 | |
KR101128895B1 (ko) | 반도체 소자의 오버레이 버니어 및 그 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20180329 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20180329 |
|
A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20180413 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180424 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180620 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180919 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181001 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20181212 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190311 |
|
C60 | Trial request (containing other claim documents, opposition documents) |
Free format text: JAPANESE INTERMEDIATE CODE: C60 Effective date: 20190311 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20190312 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20190408 |
|
C21 | Notice of transfer of a case for reconsideration by examiners before appeal proceedings |
Free format text: JAPANESE INTERMEDIATE CODE: C21 Effective date: 20190409 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20190517 |
|
C211 | Notice of termination of reconsideration by examiners before appeal proceedings |
Free format text: JAPANESE INTERMEDIATE CODE: C211 Effective date: 20190521 |
|
C22 | Notice of designation (change) of administrative judge |
Free format text: JAPANESE INTERMEDIATE CODE: C22 Effective date: 20200107 |
|
C302 | Record of communication |
Free format text: JAPANESE INTERMEDIATE CODE: C302 Effective date: 20200122 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200129 |
|
C13 | Notice of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: C13 Effective date: 20200129 |
|
C23 | Notice of termination of proceedings |
Free format text: JAPANESE INTERMEDIATE CODE: C23 Effective date: 20200212 |
|
C03 | Trial/appeal decision taken |
Free format text: JAPANESE INTERMEDIATE CODE: C03 Effective date: 20200310 |
|
C30A | Notification sent |
Free format text: JAPANESE INTERMEDIATE CODE: C3012 Effective date: 20200310 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20200316 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6678196 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |