JP6316731B2 - 配線基板及びその製造方法、並びに半導体パッケージ - Google Patents

配線基板及びその製造方法、並びに半導体パッケージ Download PDF

Info

Publication number
JP6316731B2
JP6316731B2 JP2014228199A JP2014228199A JP6316731B2 JP 6316731 B2 JP6316731 B2 JP 6316731B2 JP 2014228199 A JP2014228199 A JP 2014228199A JP 2014228199 A JP2014228199 A JP 2014228199A JP 6316731 B2 JP6316731 B2 JP 6316731B2
Authority
JP
Japan
Prior art keywords
wiring
substrate
cut portion
adhesive layer
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014228199A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015156471A5 (enExample
JP2015156471A (ja
Inventor
達明 傳田
達明 傳田
小林　敏男
敏男 小林
堀川　泰愛
泰愛 堀川
清水　浩
浩 清水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2014228199A priority Critical patent/JP6316731B2/ja
Priority to US14/591,239 priority patent/US9603253B2/en
Priority to CN201510013051.2A priority patent/CN104779225B/zh
Publication of JP2015156471A publication Critical patent/JP2015156471A/ja
Publication of JP2015156471A5 publication Critical patent/JP2015156471A5/ja
Application granted granted Critical
Publication of JP6316731B2 publication Critical patent/JP6316731B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0137—Materials
    • H05K2201/0154—Polyimide
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/06—Thermal details
    • H05K2201/066—Heatsink mounted on the surface of the printed circuit board [PCB]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10106—Light emitting diode [LED]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
    • H05K2201/2054—Light-reflecting surface, e.g. conductors, substrates, coatings, dielectrics
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10—Methods of surface bonding and/or assembly therefor
    • Y10T156/1052—Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing
    • Y10T156/1062—Prior to assembly
    • Y10T156/1064—Partial cutting [e.g., grooving or incising]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Structure Of Printed Boards (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Led Device Packages (AREA)
  • Manufacturing & Machinery (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
JP2014228199A 2014-01-14 2014-11-10 配線基板及びその製造方法、並びに半導体パッケージ Active JP6316731B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2014228199A JP6316731B2 (ja) 2014-01-14 2014-11-10 配線基板及びその製造方法、並びに半導体パッケージ
US14/591,239 US9603253B2 (en) 2014-01-14 2015-01-07 Wiring substrate, manufacturing method therefor, and semiconductor package
CN201510013051.2A CN104779225B (zh) 2014-01-14 2015-01-09 配线基板及其制造方法、以及半导体封装

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2014004629 2014-01-14
JP2014004629 2014-01-14
JP2014228199A JP6316731B2 (ja) 2014-01-14 2014-11-10 配線基板及びその製造方法、並びに半導体パッケージ

Publications (3)

Publication Number Publication Date
JP2015156471A JP2015156471A (ja) 2015-08-27
JP2015156471A5 JP2015156471A5 (enExample) 2017-07-20
JP6316731B2 true JP6316731B2 (ja) 2018-04-25

Family

ID=53522581

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014228199A Active JP6316731B2 (ja) 2014-01-14 2014-11-10 配線基板及びその製造方法、並びに半導体パッケージ

Country Status (3)

Country Link
US (1) US9603253B2 (enExample)
JP (1) JP6316731B2 (enExample)
CN (1) CN104779225B (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10283688B2 (en) * 2016-08-22 2019-05-07 Nichia Corporation Light emitting device
JP6699535B2 (ja) * 2016-12-14 2020-05-27 株式会社デンソー 回路基板
JP6881409B2 (ja) * 2018-09-27 2021-06-02 日亜化学工業株式会社 照明装置およびその製造方法
TWI672711B (zh) * 2019-01-10 2019-09-21 健策精密工業股份有限公司 絕緣金屬基板及其製造方法
JP7676887B2 (ja) * 2021-04-02 2025-05-15 株式会社レゾナック 冷却装置
JPWO2023054094A1 (enExample) * 2021-09-30 2023-04-06

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4396936A (en) * 1980-12-29 1983-08-02 Honeywell Information Systems, Inc. Integrated circuit chip package with improved cooling means
JP2789563B2 (ja) * 1993-05-28 1998-08-20 いわき電子株式会社 集積回路装置
US5808872A (en) * 1994-11-15 1998-09-15 Nippon Steel Corporation Semiconductor package and method of mounting the same on circuit board
JPH0955459A (ja) * 1995-06-06 1997-02-25 Seiko Epson Corp 半導体装置
US6064114A (en) * 1997-12-01 2000-05-16 Motorola, Inc. Semiconductor device having a sub-chip-scale package structure and method for forming same
US6920046B2 (en) * 2003-06-25 2005-07-19 Eaton Corporation Dissipating heat in an array of circuit components
US7148554B2 (en) * 2004-12-16 2006-12-12 Delphi Technologies, Inc. Discrete electronic component arrangement including anchoring, thermally conductive pad
US7550319B2 (en) * 2005-09-01 2009-06-23 E. I. Du Pont De Nemours And Company Low temperature co-fired ceramic (LTCC) tape compositions, light emitting diode (LED) modules, lighting devices and method of forming thereof
JP2008205308A (ja) * 2007-02-21 2008-09-04 Sanyo Electric Co Ltd 半導体装置
CN101645478A (zh) * 2008-08-08 2010-02-10 鸿富锦精密工业（深圳）有限公司 发光二极管散热结构
JP2011103353A (ja) * 2009-11-10 2011-05-26 Koito Mfg Co Ltd 発光モジュール
JP2012033855A (ja) * 2010-07-01 2012-02-16 Hitachi Cable Ltd Ｌｅｄモジュール、ｌｅｄパッケージ、並びに配線基板およびその製造方法
US9084373B2 (en) * 2011-02-24 2015-07-14 Dexerials Corporation Thermally conductive adhesive
JP5844101B2 (ja) 2011-09-15 2016-01-13 新光電気工業株式会社 発光装置用の配線基板、発光装置及び発光装置用配線基板の製造方法
JP5848976B2 (ja) * 2012-01-25 2016-01-27 新光電気工業株式会社 配線基板、発光装置及び配線基板の製造方法
JP6230777B2 (ja) * 2012-01-30 2017-11-15 新光電気工業株式会社 配線基板、配線基板の製造方法、及び発光装置

Also Published As

Publication number Publication date
CN104779225B (zh) 2018-12-11
CN104779225A (zh) 2015-07-15
US9603253B2 (en) 2017-03-21
US20150201485A1 (en) 2015-07-16
JP2015156471A (ja) 2015-08-27

Similar Documents

Publication Publication Date Title
JP6335619B2 (ja) 配線基板及び半導体パッケージ
US9698563B2 (en) Flexible LED device and method of making
JP6293995B2 (ja) 発光素子搭載用パッケージ及びその製造方法、並びに発光素子パッケージ
JP6316731B2 (ja) 配線基板及びその製造方法、並びに半導体パッケージ
JP6244130B2 (ja) 発光素子搭載用パッケージ及び発光素子パッケージ
JP6027001B2 (ja) 放熱回路基板
JP6392163B2 (ja) 配線基板及びその製造方法、半導体装置
US9825209B2 (en) Electronic component package and method for manufacturing the same
KR20120002916A (ko) 엘이디 모듈, 엘이디 패키지와 배선기판 및 그 제조방법
JP6280710B2 (ja) 配線基板、発光装置及び配線基板の製造方法
US20160270231A1 (en) Wiring substrate and manufacturing method of wiring substrate
CN104603932A (zh) 电子部件封装件及其制造方法
WO2014064871A1 (ja) 発光装置およびその製造方法ならびに発光装置実装体
JP6317989B2 (ja) 配線基板
JP6279921B2 (ja) 配線基板及び半導体パッケージ
JP2011165737A (ja) 発光素子搭載用基板およびその製造方法
JP2018056397A (ja) メタルベース基板の製造方法、半導体装置の製造方法、メタルベース基板、及び、半導体装置
JP6464646B2 (ja) 発光装置およびその製造方法
KR20120009727A (ko) 방열회로기판 및 그의 제조 방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170607

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170607

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180314

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180320

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180328

R150 Certificate of patent or registration of utility model

Ref document number: 6316731

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150