JP6283218B2 - 基板の反り矯正装置及び基板の反り矯正方法 - Google Patents
基板の反り矯正装置及び基板の反り矯正方法 Download PDFInfo
- Publication number
- JP6283218B2 JP6283218B2 JP2013264875A JP2013264875A JP6283218B2 JP 6283218 B2 JP6283218 B2 JP 6283218B2 JP 2013264875 A JP2013264875 A JP 2013264875A JP 2013264875 A JP2013264875 A JP 2013264875A JP 6283218 B2 JP6283218 B2 JP 6283218B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- disposed
- warpage
- spacer
- gas supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67288—Monitoring of warpage, curvature, damage, defects or the like
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68735—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by edge profile or support profile
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/007—Manufacture or processing of a substrate for a printed circuit board supported by a temporary or sacrificial carrier
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Wire Bonding (AREA)
Description
図4は第1実施形態に係る反りの矯正を行う配線基板の一例を示す断面図、図5は第1実施形態の基板の反り矯正装置を示す断面図、図6は図5の反り矯正装置の下側部材及び上側部材を上側から透視的にみた平面図である。
図16及び図17は第2実施形態の基板の反り矯正装置を示す断面図、図18及び図19は第2実施形態の基板の反り矯正方法を説明するための図である。
Claims (12)
- 凹部を備えた下側部材と、
前記下側部材の凹部内に配置された環状の下側スペーサと、
前記下側スペーサの上に配置された基板と、
前記下側部材の上に配置され、ガス供給穴を備えた上側部材と、
前記下側スペーサの直上に前記基板を介して配置されると共に、前記基板と前記上側部材との間に配置され、前記基板と前記上側部材との間の空間を密封する環状の上側密封部材と
を有し、
前記基板、前記上側密封部材及び前記上側部材とによってガス供給空間が設けられることを特徴とする基板の反り矯正装置。 - 凹部を備えた下側部材と、
前記下側部材の凹部内に配置された下側スペーサと、
前記下側スペーサの上に配置された基板と、
前記下側部材の上に配置され、ガス供給穴を備えた上側部材と、
前記下側スペーサの直上に前記基板を介して配置されると共に、前記基板と前記上側部材との間に配置され、前記基板と前記上側部材との間の空間を密封する上側密封部材と
を有し、
前記下側スペーサは、環状の突出部に囲まれた凹部を備えていることを特徴とする基板の反り矯正装置。 - 凹部を備えた下側部材と、
前記下側部材の凹部内に配置された下側スペーサと、
前記下側スペーサの上に配置された基板と、
前記下側部材の上に配置され、ガス供給穴を備えた上側部材と、
前記下側スペーサの直上に前記基板を介して配置されると共に、前記基板と前記上側部材との間に配置され、前記基板と前記上側部材との間の空間を密封する上側密封部材と
を有し、
前記上側部材と前記上側密封部材の間に上側スペーサが介在していることを特徴とする基板の反り矯正装置。 - 前記上側部材の下面に前記ガス供給穴に繋がる凹部が形成されていることを特徴とする請求項1乃至3のいずれか一項に記載の基板の反り矯正装置。
- 前記下側部材及び前記上側部材にヒータがそれぞれ設けられていることを特徴とする請求項1乃至4のいずれか一項に記載の基板の反り矯正装置。
- 凹部を備えた下側部材と、
前記下側部材の凹部内に配置された下側スペーサと、
前記下側スペーサの上に配置された基板と、
前記下側部材の上に配置され、ガス供給穴を備えた上側部材と、
前記下側スペーサの直上に前記基板を介して配置されると共に、前記基板と前記上側部材との間に配置され、前記基板と前記上側部材との間の空間を密封する上側密封部材と
を有し、
前記下側部材は前記凹部に繋がるガス供給穴を備えており、
前記基板と前記下側スペーサとの間に下側密封部材が配置されることを特徴とする基板の反り矯正装置。 - 凹部を備えた下側部材を用意し、前記凹部内に環状の下側スペーサを配置する工程と、
前記下側スペーサの上に基板を配置する工程と、
前記下側スペーサの直上に前記基板を介して上側密封部材を配置する工程と、
ガス供給穴を備えた上側部材を用意し、前記上側密封部材を介して前記下側部材の上に前記上側部材を配置する工程と、
前記ガス供給穴から前記基板にガスを供給する工程と
を有することを特徴とする基板の反り矯正方法。 - 前記下側部材の上に前記上側部材を配置する工程において、
前記上側密封部材と前記上側部材との間に上側スペーサが介在することを特徴とする請求項7に記載の基板の反り矯正方法。 - 前記上側部材の下面に前記ガス供給穴に繋がる凹部が形成されていることを特徴とする請求項7又は8に記載の基板の反り矯正方法。
- 前記ガスを供給する工程において、常温から90℃の温度雰囲気で行うことを特徴とする請求項7乃至9のいずれか一項に記載の基板の反り矯正方法。
- 前記基板は配線基板であり、
前記配線基板に前記ガスを供給して反りを矯正した後に、前記配線基板の上面に半導体チップがフリップチップ接続されることを特徴とする請求項7乃至10のいずれか一項に記載の基板の反り矯正方法。 - 前記下側スペーサの上に基板を配置する工程において、
前記下側部材は前記凹部に繋がるガス供給穴を備えており、前記基板は、前記下側スペーサの上に下側密封部材を介して配置され、
前記ガス供給穴から前記基板にガスを供給する工程は、
前記上側部材のガス供給穴及び前記下側部材のガス供給穴から前記基板にガスを供給することを含むことを特徴とする請求項7に記載の基板の反り矯正方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013264875A JP6283218B2 (ja) | 2013-02-27 | 2013-12-24 | 基板の反り矯正装置及び基板の反り矯正方法 |
US14/178,664 US9362151B2 (en) | 2013-02-27 | 2014-02-12 | Substrate warp correcting device and substrate warp correcting method |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013036842 | 2013-02-27 | ||
JP2013036842 | 2013-02-27 | ||
JP2013264875A JP6283218B2 (ja) | 2013-02-27 | 2013-12-24 | 基板の反り矯正装置及び基板の反り矯正方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2014195042A JP2014195042A (ja) | 2014-10-09 |
JP2014195042A5 JP2014195042A5 (ja) | 2016-10-20 |
JP6283218B2 true JP6283218B2 (ja) | 2018-02-21 |
Family
ID=51388547
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2013264875A Active JP6283218B2 (ja) | 2013-02-27 | 2013-12-24 | 基板の反り矯正装置及び基板の反り矯正方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US9362151B2 (ja) |
JP (1) | JP6283218B2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102393166B1 (ko) * | 2020-11-23 | 2022-05-02 | 주식회사 알에스이 | 인쇄회로기판 휨 교정 기구 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015019035A (ja) * | 2013-06-11 | 2015-01-29 | イビデン株式会社 | 配線板の製造方法、配線板の反り修正方法及び配線板の製造装置 |
US9633874B1 (en) * | 2014-07-17 | 2017-04-25 | Altera Corporation | Package substrate warpage reshaping apparatus and method |
EP3017465A4 (en) * | 2014-09-27 | 2017-04-26 | Intel Corporation | Substrate warpage control using temper glass with uni-directional heating |
US10325790B2 (en) * | 2016-04-29 | 2019-06-18 | Applied Materials, Inc. | Methods and apparatus for correcting substrate deformity |
KR101842590B1 (ko) * | 2017-11-23 | 2018-03-29 | 주식회사 다이나테크 | 패널 타입 몰드 웨이퍼의 휨 교정장치 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5553484A (en) * | 1978-10-16 | 1980-04-18 | Fujitsu Ltd | Method of correcting slet of printed board |
JPH02116550A (ja) * | 1988-10-26 | 1990-05-01 | Matsushita Electric Works Ltd | プリント配線板の反り矯正方法 |
JPH09148729A (ja) * | 1995-11-28 | 1997-06-06 | Nec Kansai Ltd | はんだリフロー装置及びプリント基板製造方法 |
JP2011222578A (ja) * | 2010-04-05 | 2011-11-04 | Murata Mfg Co Ltd | 電子部品製造装置及び電子部品製造方法 |
KR20120009713A (ko) * | 2010-07-20 | 2012-02-02 | 삼성전자주식회사 | 인쇄회로기판 조립체의 제조장치 및 이의 제조방법 |
-
2013
- 2013-12-24 JP JP2013264875A patent/JP6283218B2/ja active Active
-
2014
- 2014-02-12 US US14/178,664 patent/US9362151B2/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102393166B1 (ko) * | 2020-11-23 | 2022-05-02 | 주식회사 알에스이 | 인쇄회로기판 휨 교정 기구 |
Also Published As
Publication number | Publication date |
---|---|
US20140242729A1 (en) | 2014-08-28 |
US9362151B2 (en) | 2016-06-07 |
JP2014195042A (ja) | 2014-10-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6283218B2 (ja) | 基板の反り矯正装置及び基板の反り矯正方法 | |
TWI646642B (zh) | 晶片封裝結構及其製造方法 | |
TW564533B (en) | Warpage-preventing substrate | |
JP2011077108A (ja) | 半導体装置 | |
US20090102049A1 (en) | Semiconductor device, layered type semiconductor device using the same, base substrate and semiconductor device manufacturing method | |
JP2017022301A (ja) | 電子部品装置及びその製造方法 | |
JP2009049218A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP2010177604A (ja) | 半導体製造方法及び製造装置 | |
JP2016115711A (ja) | 半導体パッケージ及びその製造方法 | |
JP2009105209A (ja) | 電子装置及びその製造方法 | |
JP6467775B2 (ja) | 部品内蔵基板の製造方法 | |
US8518722B2 (en) | Method for detecting the under-fill void in flip chip BGA | |
US7888790B2 (en) | Bare die package with displacement constraint | |
WO2010104001A1 (ja) | 電子装置の製造方法及び電子装置の製造装置 | |
US11581231B2 (en) | Stress tuned stiffeners for micro electronics package warpage control | |
WO2011048717A1 (ja) | 半導体装置 | |
JP2010103270A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2009266972A (ja) | 積層型半導体モジュール及びその製造方法 | |
JP2015056540A (ja) | 半導体装置及びその製造方法 | |
TWI430421B (zh) | 覆晶接合方法 | |
JP2010153849A (ja) | ボールマウント方法及び同ボールマウント方法を利用したボールマウントシステム | |
US20030039102A1 (en) | Semiconductor chip mounting substrate and semiconductor device using it | |
TWI642133B (zh) | 電子構件之置放製程及其應用之承載治具 | |
JP5516237B2 (ja) | 回路モジュールの製造方法 | |
JP2011187682A (ja) | 半導体装置の製造方法、実装方法、及び製造装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160831 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160831 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20170420 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170509 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170630 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180109 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180126 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6283218 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |