JP6152014B2 - スペクトラム拡散クロック生成回路、クロック乗せ換え回路、集積回路及び画像読み取り装置 - Google Patents

スペクトラム拡散クロック生成回路、クロック乗せ換え回路、集積回路及び画像読み取り装置 Download PDF

Info

Publication number
JP6152014B2
JP6152014B2 JP2013169924A JP2013169924A JP6152014B2 JP 6152014 B2 JP6152014 B2 JP 6152014B2 JP 2013169924 A JP2013169924 A JP 2013169924A JP 2013169924 A JP2013169924 A JP 2013169924A JP 6152014 B2 JP6152014 B2 JP 6152014B2
Authority
JP
Japan
Prior art keywords
spread spectrum
clock
spectrum clock
circuit
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2013169924A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015039148A5 (enExample
JP2015039148A (ja
Inventor
誉浩 白井
誉浩 白井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2013169924A priority Critical patent/JP6152014B2/ja
Priority to EP14178333.2A priority patent/EP2840778B1/en
Priority to US14/446,415 priority patent/US9639114B2/en
Priority to CN201410398213.4A priority patent/CN104426504B/zh
Publication of JP2015039148A publication Critical patent/JP2015039148A/ja
Publication of JP2015039148A5 publication Critical patent/JP2015039148A5/ja
Application granted granted Critical
Publication of JP6152014B2 publication Critical patent/JP6152014B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/617—Noise processing, e.g. detecting, correcting, reducing or removing noise for reducing electromagnetic interference, e.g. clocking noise
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/7795—Circuitry for generating timing or clock signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Electromagnetism (AREA)
  • Manipulation Of Pulses (AREA)
  • Image Input (AREA)
  • Facsimile Heads (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2013169924A 2013-08-19 2013-08-19 スペクトラム拡散クロック生成回路、クロック乗せ換え回路、集積回路及び画像読み取り装置 Expired - Fee Related JP6152014B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2013169924A JP6152014B2 (ja) 2013-08-19 2013-08-19 スペクトラム拡散クロック生成回路、クロック乗せ換え回路、集積回路及び画像読み取り装置
EP14178333.2A EP2840778B1 (en) 2013-08-19 2014-07-24 Spread spectrum clock generation circuit, clock transfer circuit, integrated circuit, and image reading apparatus
US14/446,415 US9639114B2 (en) 2013-08-19 2014-07-30 Spread spectrum clock generation circuit, clock transfer circuit, integrated circuit, and image reading apparatus
CN201410398213.4A CN104426504B (zh) 2013-08-19 2014-08-14 扩频时钟产生电路、时钟转换电路、集成电路和图像读取装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013169924A JP6152014B2 (ja) 2013-08-19 2013-08-19 スペクトラム拡散クロック生成回路、クロック乗せ換え回路、集積回路及び画像読み取り装置

Publications (3)

Publication Number Publication Date
JP2015039148A JP2015039148A (ja) 2015-02-26
JP2015039148A5 JP2015039148A5 (enExample) 2016-08-04
JP6152014B2 true JP6152014B2 (ja) 2017-06-21

Family

ID=51301121

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013169924A Expired - Fee Related JP6152014B2 (ja) 2013-08-19 2013-08-19 スペクトラム拡散クロック生成回路、クロック乗せ換え回路、集積回路及び画像読み取り装置

Country Status (4)

Country Link
US (1) US9639114B2 (enExample)
EP (1) EP2840778B1 (enExample)
JP (1) JP6152014B2 (enExample)
CN (1) CN104426504B (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105634485A (zh) * 2015-12-22 2016-06-01 华为技术有限公司 扩频时钟产生装置和生成扩频时钟信号的方法
US10129166B2 (en) * 2016-06-21 2018-11-13 Intel Corporation Low latency re-timer
US10571953B2 (en) * 2017-07-05 2020-02-25 Intel Corporation Method and apparatus to utilize a digital-time-conversion (DTC) based clocking in computing systems
US12287717B2 (en) * 2018-06-06 2025-04-29 Canaan Creative Co., Ltd. Chip frequency modulation method and apparatus of computing device, hash board, computing device and storage medium
US11714127B2 (en) 2018-06-12 2023-08-01 International Business Machines Corporation On-chip spread spectrum characterization
US11146307B1 (en) * 2020-04-13 2021-10-12 International Business Machines Corporation Detecting distortion in spread spectrum signals
US11693446B2 (en) 2021-10-20 2023-07-04 International Business Machines Corporation On-chip spread spectrum synchronization between spread spectrum sources

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5488627A (en) * 1993-11-29 1996-01-30 Lexmark International, Inc. Spread spectrum clock generator and associated method
JP3013033B2 (ja) * 1997-02-13 2000-02-28 日本電気エンジニアリング株式会社 蓄積データ量監視回路
US6294936B1 (en) * 1998-09-28 2001-09-25 American Microsystems, Inc. Spread-spectrum modulation methods and circuit for clock generator phase-locked loop
JP3722403B2 (ja) * 1999-09-22 2005-11-30 株式会社リコー 画像読取装置
JP4045454B2 (ja) * 2005-02-04 2008-02-13 セイコーエプソン株式会社 アナログフロントエンド回路及び電子機器
JP4104624B2 (ja) 2005-11-25 2008-06-18 シャープ株式会社 画像処理装置、画像読取装置及び画像形成装置
JP2007225863A (ja) * 2006-02-23 2007-09-06 Matsushita Electric Ind Co Ltd Ｅｍｉ低減制御装置
TW200849806A (en) * 2007-06-01 2008-12-16 Tai 1 Microelectronics Corp Frequency-hopping carrier generator
US8094698B2 (en) * 2008-01-29 2012-01-10 Realtek Semiconductor Corp. Method for generating a spread spectrum clock and apparatus thereof
CN101630951B (zh) 2008-07-14 2011-08-17 瑞鼎科技股份有限公司 扩频时钟信号发生器
JP2010220148A (ja) * 2009-03-19 2010-09-30 Kawasaki Microelectronics Inc コード生成回路およびイメージセンサ
KR101654218B1 (ko) * 2010-01-13 2016-09-06 삼성전자주식회사 스프레드 스펙트럼 클럭 발생기

Also Published As

Publication number Publication date
CN104426504B (zh) 2017-03-01
US9639114B2 (en) 2017-05-02
CN104426504A (zh) 2015-03-18
US20150052379A1 (en) 2015-02-19
EP2840778A1 (en) 2015-02-25
JP2015039148A (ja) 2015-02-26
EP2840778B1 (en) 2017-02-08

Similar Documents

Publication Publication Date Title
JP6152014B2 (ja) スペクトラム拡散クロック生成回路、クロック乗せ換え回路、集積回路及び画像読み取り装置
KR101068432B1 (ko) 지연 회로
US10782763B2 (en) Semiconductor device
JP2015039148A5 (enExample)
US9685965B2 (en) Electronic circuit for controlling an oscillator, and related method
US10411683B2 (en) Information processing device, information processing method, and computer-readable recording medium
CN112514256A (zh) 半导体集成电路
JP2008028854A (ja) クロック生成装置
KR101297413B1 (ko) 적응형 클럭 생성 장치 및 방법
US8193840B2 (en) System timer and a mobile system including the same
JP6190699B2 (ja) Ｅｍｉ低減回路
CN118805382A (zh) 时钟控制电路以及摄像元件
JP2011055118A (ja) スペクトラム拡散クロック生成装置
JP5262904B2 (ja) クロックスキュー自動調整回路
JP2004258868A (ja) クロック発生回路
JP2009302672A (ja) データスキュー自動補正システム
JP4882976B2 (ja) クロック生成回路
JP5754447B2 (ja) 半導体装置、及び情報処理装置
JP6040806B2 (ja) クロック供給回路
KR20170077825A (ko) 클록 선택 회로 및 이것을 구비한 전원 장치
JP5187618B2 (ja) カウンタ装置
JP2017146276A (ja) 信号出力装置及び信号判定方法
JP2016158129A (ja) クロック制御回路、半導体集積回路、及びクロック制御方法
CN116204476A (zh) 数据处理系统、缓冲电路与缓冲电路的操作方法
JP2022024438A (ja) 半導体装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160616

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160616

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170223

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170306

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170419

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170428

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170526

R151 Written notification of patent or utility model registration

Ref document number: 6152014

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

LAPS Cancellation because of no payment of annual fees