JP5937753B2 - 歪耐性クロックデータリカバリシステム - Google Patents

歪耐性クロックデータリカバリシステム Download PDF

Info

Publication number
JP5937753B2
JP5937753B2 JP2015514983A JP2015514983A JP5937753B2 JP 5937753 B2 JP5937753 B2 JP 5937753B2 JP 2015514983 A JP2015514983 A JP 2015514983A JP 2015514983 A JP2015514983 A JP 2015514983A JP 5937753 B2 JP5937753 B2 JP 5937753B2
Authority
JP
Japan
Prior art keywords
signal
center frequency
error
controlled oscillator
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015514983A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015524203A (ja
JP2015524203A5 (enExample
Inventor
グアスティ，ジョバンニ
ノベリッニ，パオロ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Publication of JP2015524203A publication Critical patent/JP2015524203A/ja
Publication of JP2015524203A5 publication Critical patent/JP2015524203A5/ja
Application granted granted Critical
Publication of JP5937753B2 publication Critical patent/JP5937753B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0807—Details of the phase-locked loop concerning mainly a recovery circuit for the reference signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP2015514983A 2012-05-30 2013-01-30 歪耐性クロックデータリカバリシステム Active JP5937753B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/484,236 2012-05-30
US13/484,236 US8724764B2 (en) 2012-05-30 2012-05-30 Distortion tolerant clock and data recovery
PCT/US2013/023926 WO2013180766A1 (en) 2012-05-30 2013-01-30 Distortion tolerant clock and data recovery system

Publications (3)

Publication Number Publication Date
JP2015524203A JP2015524203A (ja) 2015-08-20
JP2015524203A5 JP2015524203A5 (enExample) 2016-01-28
JP5937753B2 true JP5937753B2 (ja) 2016-06-22

Family

ID=47710353

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015514983A Active JP5937753B2 (ja) 2012-05-30 2013-01-30 歪耐性クロックデータリカバリシステム

Country Status (6)

Country Link
US (1) US8724764B2 (enExample)
EP (1) EP2856648B1 (enExample)
JP (1) JP5937753B2 (enExample)
KR (1) KR102023796B1 (enExample)
CN (1) CN104488195B (enExample)
WO (1) WO2013180766A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9590567B2 (en) 2015-07-02 2017-03-07 Xilinx, Inc. Moving mean and magnitude dual path digital predistortion
US9992049B1 (en) * 2016-06-17 2018-06-05 Xilinx, Inc. Numerically controlled oscillator for fractional burst clock data recovery applications
US11129596B2 (en) * 2016-10-06 2021-09-28 General Electric Company Systems and methods for ultrasound multiplexing
US10348312B1 (en) 2018-05-30 2019-07-09 Xilinx, Inc. Circuit for and method of implementing a bursty clock and data recovery circuit using an eyescan detection circuit
US11705910B1 (en) 2022-01-05 2023-07-18 Xilinx, Inc. Fast line rate switching in peripheral component interconnect express (PCIe) analyzers

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5301196A (en) 1992-03-16 1994-04-05 International Business Machines Corporation Half-speed clock recovery and demultiplexer circuit
EP0758171A3 (en) 1995-08-09 1997-11-26 Symbios Logic Inc. Data sampling and recovery
US6531926B1 (en) * 2001-09-13 2003-03-11 Overture Networks, Inc. Dynamic control of phase-locked loop
US7049869B2 (en) * 2003-09-02 2006-05-23 Gennum Corporation Adaptive lock position circuit
US20060064725A1 (en) * 2004-09-22 2006-03-23 Rosum Corporation Pilot acquisition and local clock calibration with reduced MIPS
US7751521B2 (en) 2004-11-16 2010-07-06 Electronics And Telecommunications Research Institute Clock and data recovery apparatus
KR100724895B1 (ko) * 2005-06-17 2007-06-04 삼성전자주식회사 위상고정루프와 위상고정루프에서의 위상 검출방법 및 그를이용하는 수신기
US7580497B2 (en) * 2005-06-29 2009-08-25 Altera Corporation Clock data recovery loop with separate proportional path
US7268633B2 (en) * 2005-09-12 2007-09-11 P.A. Semi, Inc. Voltage-controlled oscillator for low-voltage, wide frequency range operation
US7996749B2 (en) * 2007-07-03 2011-08-09 Altera Corporation Signal loss detector for high-speed serial interface of a programmable logic device
US7692501B2 (en) * 2007-09-14 2010-04-06 Intel Corporation Phase/frequency detector and charge pump architecture for referenceless clock and data recovery (CDR) applications
US20090154626A1 (en) * 2007-12-15 2009-06-18 Anderson Warren R Continuous receiver clock alignment and equalization optimization
WO2010039108A1 (en) 2008-10-02 2010-04-08 Zenko Technologies, Inc. Data sampling circuit and method for clock and data recovery
JP5385718B2 (ja) * 2009-07-28 2014-01-08 ルネサスエレクトロニクス株式会社 クロックデータリカバリ回路
CN101777911A (zh) * 2010-01-08 2010-07-14 智原科技股份有限公司 时钟数据恢复器

Also Published As

Publication number Publication date
JP2015524203A (ja) 2015-08-20
US20130321047A1 (en) 2013-12-05
EP2856648B1 (en) 2016-03-30
EP2856648A1 (en) 2015-04-08
WO2013180766A1 (en) 2013-12-05
US8724764B2 (en) 2014-05-13
KR102023796B1 (ko) 2019-09-20
CN104488195B (zh) 2016-03-16
CN104488195A (zh) 2015-04-01
KR20150015017A (ko) 2015-02-09

Similar Documents

Publication Publication Date Title
US12003354B2 (en) Clock data recovery with decision feedback equalization
JP6892592B2 (ja) 受信回路及びアイモニタシステム
US7920664B2 (en) Clock synchronization circuit
JP5937753B2 (ja) 歪耐性クロックデータリカバリシステム
JP6221274B2 (ja) データ受信装置及びデータ通信システム
JP4706885B2 (ja) クロック・データ再生回路およびその制御方法
CN110635805B (zh) 用于提供时序恢复的装置和方法
CN107306178A (zh) 时脉数据回复装置与方法
EP2924910B1 (en) Apparatus and method for clock and data recovery
US8467436B1 (en) DSP-based diagnostics for monitoring a SerDes link
JP5560989B2 (ja) 受信回路
US9091711B1 (en) Wide-range fast-lock frequency acquisition for clock and data recovery
JP2012244537A (ja) データリカバリ方法およびデータリカバリ装置
US8588355B2 (en) Timing recovery controller and operation method thereof
JP2010251821A (ja) Ｆｓｋ受信装置、ｆｓｋ受信方法、及びプログラム
JP2010028615A (ja) クロック・データ・リカバリ回路
WO2017091946A1 (zh) 一种信号处理系统、方法及装置
JP6447056B2 (ja) 受信回路及びその制御方法
CN113300702B (zh) 一种信号抖动分离电路及方法
CN119962447A (zh) 电路状态检测系统、方法、设备、存储介质及程序产品
CN119628626A (zh) 数据恢复电路、数据恢复方法及高速串行接口
JP6502090B2 (ja) クロックデータ再生回路およびクロックデータ再生方法

Legal Events

Date Code Title Description
A529 Written submission of copy of amendment under article 34 pct

Free format text: JAPANESE INTERMEDIATE CODE: A529

Effective date: 20150123

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20151204

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20151204

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20151204

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20151221

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160112

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160229

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160412

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160512

R150 Certificate of patent or registration of utility model

Ref document number: 5937753

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250