JP5776381B2 - 半導体装置及びその製造方法 - Google Patents
半導体装置及びその製造方法 Download PDFInfo
- Publication number
- JP5776381B2 JP5776381B2 JP2011147816A JP2011147816A JP5776381B2 JP 5776381 B2 JP5776381 B2 JP 5776381B2 JP 2011147816 A JP2011147816 A JP 2011147816A JP 2011147816 A JP2011147816 A JP 2011147816A JP 5776381 B2 JP5776381 B2 JP 5776381B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- base material
- solder
- support portion
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Description
図5を参照して説明する。
Claims (2)
- 基材と、
前記基材の一方の面に設けられた半導体素子搭載領域に接合材を介して設けられた半導体素子と、
前記基材及び前記半導体素子を覆うモールド樹脂材を備える半導体装置において、
前記半導体素子搭載領域に設けられ、前記基材と前記半導体素子との間を所定の間隔に保つ支持部分と、
前記半導体素子搭載領域と同一面において、前記基材と前記モールド樹脂材との接合部に形成された粗化部分を有し、
前記支持部分及び粗化部分は、積層形成された金属であり、
前記支持部分は、前記粗化部分に比べて前記基材からの高さが低いことを特徴とする半導体装置。 - 基材と、
前記基材の一方の面に設けられた半導体素子搭載領域に接合材を介して設けられた半導体素子と、
前記基材及び前記半導体素子を覆うモールド樹脂材を備える半導体装置の製造方法において、
前記半導体素子搭載領域に設けられ、前記基材と前記半導体素子との間を所定の間隔に保つ支持部分を形成する金属を吹き付ける第1の工程と、
前記基材と前記モールド樹脂材との接合部に、粗化部分を形成する金属を吹きつける第2の工程、
を有し、
前記第1の工程及び前記第2の工程を、同時に行うことを特徴とする半導体装置の製造方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011147816A JP5776381B2 (ja) | 2011-07-03 | 2011-07-03 | 半導体装置及びその製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011147816A JP5776381B2 (ja) | 2011-07-03 | 2011-07-03 | 半導体装置及びその製造方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2013016603A JP2013016603A (ja) | 2013-01-24 |
JP2013016603A5 JP2013016603A5 (ja) | 2014-04-17 |
JP5776381B2 true JP5776381B2 (ja) | 2015-09-09 |
Family
ID=47688999
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011147816A Expired - Fee Related JP5776381B2 (ja) | 2011-07-03 | 2011-07-03 | 半導体装置及びその製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5776381B2 (ja) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0846111A (ja) * | 1994-07-27 | 1996-02-16 | Nippon Steel Corp | リードフレーム及びその製造方法 |
JPH09331009A (ja) * | 1996-06-10 | 1997-12-22 | Dainippon Printing Co Ltd | リードフレームとリードフレーム部材、およびこれらを用いた樹脂封止型半導体装置 |
US7049683B1 (en) * | 2003-07-19 | 2006-05-23 | Ns Electronics Bangkok (1993) Ltd. | Semiconductor package including organo-metallic coating formed on surface of leadframe roughened using chemical etchant to prevent separation between leadframe and molding compound |
US7382059B2 (en) * | 2005-11-18 | 2008-06-03 | Semiconductor Components Industries, L.L.C. | Semiconductor package structure and method of manufacture |
JP2008181908A (ja) * | 2007-01-23 | 2008-08-07 | Rohm Co Ltd | 半導体装置及び半導体装置用リードフレーム |
JP5028217B2 (ja) * | 2007-10-29 | 2012-09-19 | 日立協和エンジニアリング株式会社 | 光素子搭載方法 |
-
2011
- 2011-07-03 JP JP2011147816A patent/JP5776381B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2013016603A (ja) | 2013-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5579402B2 (ja) | 半導体装置及びその製造方法並びに電子装置 | |
JP4998268B2 (ja) | 半導体装置及びその製造方法 | |
JP6309112B2 (ja) | パワーモジュール | |
US6753613B2 (en) | Stacked dice standoffs | |
US8377745B2 (en) | Method of forming a semiconductor device | |
JP2010251347A (ja) | 半導体装置の製造方法 | |
US8651359B2 (en) | Flip chip bonder head for forming a uniform fillet | |
JP4385324B2 (ja) | 半導体モジュールおよびその製造方法 | |
TW201824406A (zh) | 半導體晶片的封裝裝置以及半導體裝置的製造方法 | |
JP2017022301A (ja) | 電子部品装置及びその製造方法 | |
JP2586344B2 (ja) | キャリアフィルム | |
JP2015153811A (ja) | 半導体装置及びその製造方法 | |
JP2016115711A (ja) | 半導体パッケージ及びその製造方法 | |
JP2011243724A (ja) | 半導体装置およびその製造方法 | |
JP6406996B2 (ja) | 半導体装置 | |
TWI659479B (zh) | 半導體裝置的製造方法以及封裝裝置 | |
WO2007066401A1 (ja) | 電子部品の製造方法および熱伝導部材の製造方法並びに電子部品用熱伝導部材の実装方法 | |
US20200098670A1 (en) | Integrated electronic device having a dissipative package, in particular dual side cooling package | |
JP2004193363A (ja) | 半導体装置及びその製造方法 | |
JP5776381B2 (ja) | 半導体装置及びその製造方法 | |
JP3719506B2 (ja) | 半導体装置及びその製造方法 | |
TWI647802B (zh) | 散熱型封裝結構 | |
JP2006278441A (ja) | 半導体装置およびその製造方法 | |
JP2009266972A (ja) | 積層型半導体モジュール及びその製造方法 | |
JP5157098B2 (ja) | 半導体装置及びその製法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20140114 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20140210 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140304 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20150223 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150317 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150420 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20150609 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20150622 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 5776381 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |