JP5732464B2 - プログラム可能なプロトコル生成器 - Google Patents

プログラム可能なプロトコル生成器 Download PDF

Info

Publication number
JP5732464B2
JP5732464B2 JP2012533142A JP2012533142A JP5732464B2 JP 5732464 B2 JP5732464 B2 JP 5732464B2 JP 2012533142 A JP2012533142 A JP 2012533142A JP 2012533142 A JP2012533142 A JP 2012533142A JP 5732464 B2 JP5732464 B2 JP 5732464B2
Authority
JP
Japan
Prior art keywords
data
pattern generator
semiconductor device
patgen
under test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012533142A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013507610A (ja
JP2013507610A5 (enExample
Inventor
ジョージ ダブリュ． コナー、
ジョージ ダブリュ． コナー、
Original Assignee
テラダイン、 インコーポレイテッド
テラダイン、 インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by テラダイン、 インコーポレイテッド, テラダイン、 インコーポレイテッド filed Critical テラダイン、 インコーポレイテッド
Publication of JP2013507610A publication Critical patent/JP2013507610A/ja
Publication of JP2013507610A5 publication Critical patent/JP2013507610A5/ja
Application granted granted Critical
Publication of JP5732464B2 publication Critical patent/JP5732464B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/2601—Apparatus or methods therefor
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318314—Tools, e.g. program interfaces, test suite, test bench, simulation hardware, test compiler, test program languages

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP2012533142A 2009-10-08 2010-02-05 プログラム可能なプロトコル生成器 Active JP5732464B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/575,800 2009-10-08
US12/575,800 US8269520B2 (en) 2009-10-08 2009-10-08 Using pattern generators to control flow of data to and from a semiconductor device under test
PCT/US2010/023280 WO2011043832A1 (en) 2009-10-08 2010-02-05 Programmable protocol generator

Publications (3)

Publication Number Publication Date
JP2013507610A JP2013507610A (ja) 2013-03-04
JP2013507610A5 JP2013507610A5 (enExample) 2013-12-05
JP5732464B2 true JP5732464B2 (ja) 2015-06-10

Family

ID=43855798

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012533142A Active JP5732464B2 (ja) 2009-10-08 2010-02-05 プログラム可能なプロトコル生成器

Country Status (9)

Country Link
US (1) US8269520B2 (enExample)
EP (1) EP2449391B1 (enExample)
JP (1) JP5732464B2 (enExample)
KR (2) KR101933723B1 (enExample)
CN (1) CN102549443B (enExample)
MY (1) MY155209A (enExample)
SG (1) SG178186A1 (enExample)
TW (1) TWI470242B (enExample)
WO (1) WO2011043832A1 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE441120T1 (de) * 2004-07-07 2009-09-15 Verigy Pte Ltd Singapore Auswertung eines ausgangssignals eines gerade geprüften bausteins
WO2010054669A1 (en) 2008-11-11 2010-05-20 Verigy (Singapore) Pte.Ltd. Re-configurable test circuit, method for operating an automated test equipment, apparatus, method and computer program for setting up an automated test equipment
TW201314233A (zh) * 2011-09-21 2013-04-01 Hon Hai Prec Ind Co Ltd 測試卡
US9910086B2 (en) 2012-01-17 2018-03-06 Allen Czamara Test IP-based A.T.E. instrument architecture
US9952276B2 (en) * 2013-02-21 2018-04-24 Advantest Corporation Tester with mixed protocol engine in a FPGA block
US9411701B2 (en) * 2013-03-13 2016-08-09 Xilinx, Inc. Analog block and test blocks for testing thereof
US9195261B2 (en) 2013-09-03 2015-11-24 Teradyne, Inc. Synchronizing data from different clock domains by bridges one of the clock signals to appear to run an integer of cycles more than the other clock signal
CN106561085A (zh) * 2014-07-28 2017-04-12 英特尔公司 具有dut数据流送的半导体器件测试器
KR102675841B1 (ko) * 2016-05-17 2024-06-18 삼성전자주식회사 바이너리 벡터 기반의 테스트 장치
US10914784B2 (en) * 2018-07-27 2021-02-09 Advantest Corporation Method and apparatus for providing UFS terminated and unterminated pulse width modulation support using dual channels
US10976361B2 (en) 2018-12-20 2021-04-13 Advantest Corporation Automated test equipment (ATE) support framework for solid state device (SSD) odd sector sizes and protection modes
US11137910B2 (en) * 2019-03-04 2021-10-05 Advantest Corporation Fast address to sector number/offset translation to support odd sector size testing
US11237202B2 (en) 2019-03-12 2022-02-01 Advantest Corporation Non-standard sector size system support for SSD testing
US10884847B1 (en) 2019-08-20 2021-01-05 Advantest Corporation Fast parallel CRC determination to support SSD testing
US12140609B2 (en) * 2020-03-31 2024-11-12 Advantest Corporation Universal test interface systems and methods
US12140632B2 (en) * 2020-11-17 2024-11-12 Synopsys, Inc. Device under test synchronization with automated test equipment check cycle
JP2024014521A (ja) * 2022-07-22 2024-02-01 株式会社アドバンテスト 自動試験装置およびそのインタフェース装置
EP4415324A1 (en) * 2023-02-10 2024-08-14 Rohde & Schwarz GmbH & Co. KG Automated compliance testing of a dut with communication interfaces

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0481675A (ja) * 1990-07-25 1992-03-16 Mitsubishi Electric Corp 半導体デバイステスト装置
JPH0557678U (ja) * 1991-12-27 1993-07-30 株式会社アドバンテスト Ｉｃ試験装置
US5694399A (en) * 1996-04-10 1997-12-02 Xilinix, Inc. Processing unit for generating signals for communication with a test access port
JPH09288153A (ja) * 1996-04-19 1997-11-04 Advantest Corp 半導体試験装置
JP3356205B2 (ja) * 1997-09-09 2002-12-16 横河電機株式会社 Ｌｓｉ試験装置
JPH11184678A (ja) * 1997-12-25 1999-07-09 Toshiba Corp パターン発生器
US6651203B1 (en) * 1999-05-17 2003-11-18 Infineon Technologies Ag On chip programmable data pattern generator for semiconductor memories
US6553527B1 (en) * 1999-11-08 2003-04-22 International Business Machines Corporation Programmable array built-in self test method and controller with programmable expect generator
JP2002174661A (ja) * 2000-12-06 2002-06-21 Fuji Xerox Co Ltd 集積回路テスト制御装置
US20040193982A1 (en) * 2003-03-31 2004-09-30 Arraycomm, Inc. Built-in self-test for digital transmitters
US20050154953A1 (en) * 2004-01-12 2005-07-14 Norskog Allen C. Multiple function pattern generator and comparator having self-seeding test function
JP2005315605A (ja) 2004-04-27 2005-11-10 Yamaha Corp 半導体装置の試験装置および試験方法
US7409618B2 (en) * 2004-10-06 2008-08-05 Lsi Corporation Self verifying communications testing
US7479803B1 (en) * 2004-10-06 2009-01-20 Altera Corporation Techniques for debugging hard intellectual property blocks
US7519891B2 (en) * 2005-09-28 2009-04-14 Intel Corporation IO self test method and apparatus for memory
JP5025638B2 (ja) * 2006-04-19 2012-09-12 株式会社アドバンテスト 信号出力装置、試験装置、およびプログラム
JP4967881B2 (ja) * 2006-07-31 2012-07-04 セイコーエプソン株式会社 更新データ送信方法、ファームウェア書き換えシステム及び更新データ送信プログラム
KR100736675B1 (ko) * 2006-08-01 2007-07-06 주식회사 유니테스트 반도체 소자 테스트 장치
KR100736680B1 (ko) * 2006-08-10 2007-07-06 주식회사 유니테스트 반도체 소자 테스트 장치의 캘리브레이션 방법
CN101191819B (zh) * 2006-11-21 2012-05-23 国际商业机器公司 Fpga、fpga配置、调试系统和方法
US7774669B2 (en) 2007-06-11 2010-08-10 Lsi Corporation Complex pattern generator for analysis of high speed serial streams
US20090112548A1 (en) * 2007-10-30 2009-04-30 Conner George W A method for testing in a reconfigurable tester
CN101196557A (zh) * 2007-12-18 2008-06-11 上海华为技术有限公司 一种现场可编程门阵列测试的方法、装置和系统

Also Published As

Publication number Publication date
TWI470242B (zh) 2015-01-21
KR20120093888A (ko) 2012-08-23
KR20160105984A (ko) 2016-09-08
CN102549443A (zh) 2012-07-04
WO2011043832A1 (en) 2011-04-14
SG178186A1 (en) 2012-03-29
JP2013507610A (ja) 2013-03-04
EP2449391A1 (en) 2012-05-09
EP2449391B1 (en) 2016-07-13
EP2449391A4 (en) 2015-02-25
TW201113536A (en) 2011-04-16
US8269520B2 (en) 2012-09-18
MY155209A (en) 2015-09-30
CN102549443B (zh) 2015-04-01
KR101933723B1 (ko) 2018-12-28
US20110087942A1 (en) 2011-04-14

Similar Documents

Publication Publication Date Title
JP5732464B2 (ja) プログラム可能なプロトコル生成器
JP2013507610A5 (enExample)
CN115210589B (zh) 一种芯片测试装置及测试方法
CN101903865B (zh) 测试可重新配置测试器的方法
JP3761562B1 (ja) 集積回路の診断回路用通信インターフェイス
KR102100533B1 (ko) Fpga 블록 내에 패킷 형성을 위한 가속을 갖는 시험기
JP2011502265A (ja) プロトコル認識デジタルチャネル装置
US10175296B2 (en) Testing a board assembly using test cards
JP2014532862A (ja) 構成可能なインターフェースを有する試験機器
WO2013060361A1 (en) Automatic test equipment
US12467973B2 (en) Automated test equipment and method using a trigger generation
US7650555B2 (en) Method and apparatus for characterizing components of a device under test using on-chip trace logic analyzer
US9804224B2 (en) Integrated circuit and method of operating an integrated circuit
CN100416284C (zh) 一种电缆测试装置及方法
GB2443541A (en) Serializer/De-serializer bus and controller for a ASIC with a method for testing the ASIC.
TWI637177B (zh) 用於測試半導體元件之系統及方法
CN121069160A (zh) 一种SoC芯片的晶圆测试方法及装置
CN112559275A (zh) 集成电路、用于维护调试集成电路的方法和接口电路
TW202219767A (zh) 用於積體電路的自動檢測電路及方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130708

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130723

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20131021

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140722

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20150407

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20150413

R150 Certificate of patent or registration of utility model

Ref document number: 5732464

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250