JP5684450B2 - 半導体装置及びその製造方法 - Google Patents
半導体装置及びその製造方法 Download PDFInfo
- Publication number
- JP5684450B2 JP5684450B2 JP2008211937A JP2008211937A JP5684450B2 JP 5684450 B2 JP5684450 B2 JP 5684450B2 JP 2008211937 A JP2008211937 A JP 2008211937A JP 2008211937 A JP2008211937 A JP 2008211937A JP 5684450 B2 JP5684450 B2 JP 5684450B2
- Authority
- JP
- Japan
- Prior art keywords
- conductivity type
- region
- type
- layer
- high concentration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 172
- 238000004519 manufacturing process Methods 0.000 title claims description 15
- 238000002955 isolation Methods 0.000 claims description 93
- 239000000758 substrate Substances 0.000 claims description 44
- 230000015572 biosynthetic process Effects 0.000 claims description 18
- 238000000926 separation method Methods 0.000 claims description 17
- 239000012535 impurity Substances 0.000 claims description 15
- 238000010438 heat treatment Methods 0.000 claims description 11
- 238000002360 preparation method Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 153
- 230000015556 catabolic process Effects 0.000 description 33
- -1 Arsenic ions Chemical class 0.000 description 25
- 239000011229 interlayer Substances 0.000 description 24
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 22
- 229910052710 silicon Inorganic materials 0.000 description 22
- 239000010703 silicon Substances 0.000 description 22
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 238000000034 method Methods 0.000 description 12
- 229910052814 silicon oxide Inorganic materials 0.000 description 12
- 238000001459 lithography Methods 0.000 description 11
- 229910052796 boron Inorganic materials 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 230000005684 electric field Effects 0.000 description 8
- 229910052785 arsenic Inorganic materials 0.000 description 7
- 230000003647 oxidation Effects 0.000 description 7
- 238000007254 oxidation reaction Methods 0.000 description 7
- 229910052698 phosphorus Inorganic materials 0.000 description 7
- 239000011574 phosphorus Substances 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 238000005468 ion implantation Methods 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 238000002513 implantation Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
- H01L29/7322—Vertical transistors having emitter-base and base-collector junctions leaving at the same surface of the body, e.g. planar transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Description
本発明の半導体装置は、MOS構造に代えてバイポーラトランジスタを有する半導体装置であっても良い。かかるバイポーラトランジスタを有する場合の半導体装置の構造を図14乃至図16を参照しつつ説明する。
11 P型半導体基板
12 N型エピタキシャル層
13 N型埋め込み層
14 層間絶縁層
15a LDMOSソース電極
15b HVMOSソース電極
16a LDMOSドレイン電極
16b HVMOSドレイン電極
17a〜17d 高濃度P型領域(P+領域)
18 第1のN型高濃度領域(N+領域)
19 P型ボディ層
20a〜20d フィールド酸化膜
21a 第2のN型高濃度領域(LDMOSチャネルストッパー)
21b 第3のN型高濃度領域(HVMOSチャネルストッパー)
22 P型ドリフト層
23 P型分離領域
24a LDMOSゲート酸化膜
24b HVMOSゲート酸化膜
25a LDMOSゲート電極
25b HVMOSゲート電極
26a〜26c コンタクト配線
Claims (9)
- 第1導電型半導体層と、
前記第1導電型半導体層上に形成され、少なくとも1つの半導体素子がその表面領域に形成された第2導電型素子形成領域を有する第2導電型半導体層と、
前記第2導電型半導体層に形成され当該第2導電型半導体層の前記第2導電型素子形成領域を互いに絶縁しつつ複数に分離する第1導電型素子分離領域と、
前記第1導電型素子分離領域上に形成され、前記第2導電型半導体層に延在するフィールド酸化膜と、
前記第1導電型半導体層上において前記第2導電型半導体層に接し且つ前記第1導電型素子分離領域から離間して形成された第2導電型埋め込み領域と、を有する半導体装置であって、
前記第2導電型半導体層の表面に形成され、前記半導体素子を囲み且つ前記第1導電型素子分離領域から離間して形成された第2導電型高濃度領域を更に有し、
前記第2導電型高濃度領域は、前記フィールド酸化膜の下面において、前記第2導電型埋め込み領域と前記第1導電型素子分離領域との離間距離よりも前記第2導電型高濃度領域と該第1導電型素子分離領域との離間距離のほうが短くなる位置に形成されていることを特徴とする半導体装置。 - 前記第1導電型素子分離領域から前記第2導電型高濃度領域までの離間距離は、前記第1導電型素子分離領域から前記第2導電型埋め込み領域までの離間距離の40%〜80%であることを特徴とする請求項1に記載の半導体装置。
- 前記第2導電型高濃度領域の少なくとも一部は、前記第2導電型埋め込み領域と対向していることを特徴とする請求項1又は2に記載の半導体装置。
- 前記第2導電型高濃度領域は、前記半導体素子を環状に取り囲んでいることを特徴とする請求項1乃至3のいずれか1に記載の半導体装置。
- 前記第2導電型高濃度領域は、前記半導体素子と接していないことを特徴とする請求項1乃至4のいずれかに1に記載の半導体装置。
- 第1導電型半導体基板を準備する準備工程と、
前記第1導電型半導体基板の表面に断続部を含む第2導電型埋め込み層を形成する埋め込み層形成工程と、
前記第1導電型半導体基板及び前記第2導電型埋め込み層上に第2導電型素子形成層を形成する素子層形成工程と、
前記第2導電型素子形成層の表面にフィールド酸化膜を形成する工程と、
前記第2導電型素子形成層の表面領域に前記第2導電型素子形成層よりも不純物濃度が高い第2導電型高濃度領域を形成する高濃度領域形成工程と、
前記第2導電型埋め込み層の断続部上であって前記第2導電型高濃度領域から離間して第1導電型素子分離領域を形成する素子分離領域形成工程と、
前記第2導電型素子形成層の表面領域であって前記第2導電型高濃度領域によって囲まれた領域に半導体素子を形成する素子形成工程と、を有し、
前記第2導電型高濃度領域は、前記フィールド酸化膜の下面において、前記第2導電型埋め込み層と前記第1導電型素子分離領域との離間距離よりも前記第2導電型高濃度領域と該第1導電型素子分離領域との離間距離のほうが短くなる位置に形成されていることを特徴とする半導体装置の製造方法。 - 前記素子分離領域形成工程は、前記第1導電型素子分離領域から前記第2導電型高濃度領域までの離間距離が、前記第1導電型素子分離領域から前記第2導電型埋め込み層までの離間距離の40%〜80%となるように前記第1導電型素子分離領域を形成することを特徴とする請求項6に記載の半導体装置の製造方法。
- 前記高濃度領域形成工程は、前記第2導電型埋め込み層と少なくも一部が対向するように前記第2導電型高濃度領域を形成することを特徴とする請求項6又は7に記載の半導体装置の製造方法。
- 前記高濃度領域形成工程は、熱処理によって前記第2導電型高濃度領域上に素子分離絶縁膜を形成する加熱工程を有することを特徴とする請求項6乃至8のいずれか1に記載の半導体装置の製造方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008211937A JP5684450B2 (ja) | 2008-08-20 | 2008-08-20 | 半導体装置及びその製造方法 |
US12/461,592 US8283747B2 (en) | 2008-08-20 | 2009-08-17 | Semiconductor device and fabrication method of the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008211937A JP5684450B2 (ja) | 2008-08-20 | 2008-08-20 | 半導体装置及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010050219A JP2010050219A (ja) | 2010-03-04 |
JP5684450B2 true JP5684450B2 (ja) | 2015-03-11 |
Family
ID=41724053
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008211937A Active JP5684450B2 (ja) | 2008-08-20 | 2008-08-20 | 半導体装置及びその製造方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US8283747B2 (ja) |
JP (1) | JP5684450B2 (ja) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012142560A (ja) * | 2010-12-15 | 2012-07-26 | Canon Inc | 固体撮像装置およびその製造方法ならびにカメラ |
JP2012164730A (ja) | 2011-02-04 | 2012-08-30 | Renesas Electronics Corp | 半導体装置 |
US10326148B2 (en) | 2012-10-19 | 2019-06-18 | Panasonic Intellectual Property Management Co., Ltd. | Fuel cell gas diffusion layer and method of manufacturing same |
JP6123516B2 (ja) * | 2013-06-28 | 2017-05-10 | 株式会社ソシオネクスト | 半導体装置 |
CN105336625A (zh) * | 2015-10-09 | 2016-02-17 | 上海华虹宏力半导体制造有限公司 | 高压ldmos器件的工艺方法 |
US9799764B2 (en) * | 2015-12-31 | 2017-10-24 | Sk Hynix System Ic Inc. | Lateral power integrated devices having low on-resistance |
US10985192B2 (en) | 2016-07-15 | 2021-04-20 | Key Foundry., Ltd. | Display driver semiconductor device and manufacturing method thereof |
KR101856338B1 (ko) * | 2016-07-15 | 2018-05-10 | 매그나칩 반도체 유한회사 | 디스플레이 드라이버 반도체 소자 및 그 제조 방법 |
JP6740831B2 (ja) * | 2016-09-14 | 2020-08-19 | 富士電機株式会社 | 半導体装置 |
US10128331B1 (en) * | 2017-08-01 | 2018-11-13 | Vanguard International Semiconductor Corporation | High-voltage semiconductor device and method for manufacturing the same |
US10535730B2 (en) | 2017-09-28 | 2020-01-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | High voltage metal-oxide-semiconductor (HVMOS) device integrated with a high voltage junction termination (HVJT) device |
DE102018110579B4 (de) | 2017-09-28 | 2022-12-01 | Taiwan Semiconductor Manufacturing Co. Ltd. | Hochspannungs-metall-oxid-halbleitervorrichtung (hvmos-vorrichtung) integriert mit einer hochspannungs-übergangsabschlussvorrichtung (hvjt- vorrichtung) |
US10679987B2 (en) * | 2017-10-31 | 2020-06-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Bootstrap metal-oxide-semiconductor (MOS) device integrated with a high voltage MOS (HVMOS) device and a high voltage junction termination (HVJT) device |
CN112864223A (zh) * | 2019-11-28 | 2021-05-28 | 联华电子股份有限公司 | 半导体晶体管及其制作方法 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4047217A (en) * | 1976-04-12 | 1977-09-06 | Fairchild Camera And Instrument Corporation | High-gain, high-voltage transistor for linear integrated circuits |
JPS5323581A (en) * | 1976-08-17 | 1978-03-04 | Nec Corp | Production of bipolar type integr ated circuit |
JPS5931052A (ja) * | 1982-08-13 | 1984-02-18 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
JPS5955052A (ja) * | 1982-09-24 | 1984-03-29 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
FR2571178B1 (fr) * | 1984-09-28 | 1986-11-21 | Thomson Csf | Structure de circuit integre comportant des transistors cmos a tenue en tension elevee, et son procede de fabrication |
JP2635961B2 (ja) * | 1986-09-26 | 1997-07-30 | 株式会社日立製作所 | 半導体装置の製造方法 |
JPH05299498A (ja) | 1991-06-22 | 1993-11-12 | Takehide Shirato | 半導体装置 |
JP3547884B2 (ja) * | 1995-12-30 | 2004-07-28 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
KR100350648B1 (ko) * | 2000-01-17 | 2002-08-28 | 페어차일드코리아반도체 주식회사 | 모스 트랜지스터 및 그 제조 방법 |
JP2002246479A (ja) * | 2001-02-19 | 2002-08-30 | Kawasaki Microelectronics Kk | 半導体装置の製造方法 |
US6855985B2 (en) * | 2002-09-29 | 2005-02-15 | Advanced Analogic Technologies, Inc. | Modular bipolar-CMOS-DMOS analog integrated circuit & power transistor technology |
JP2004342727A (ja) * | 2003-05-14 | 2004-12-02 | Matsushita Electric Ind Co Ltd | 半導体装置 |
JP2006128640A (ja) * | 2004-09-30 | 2006-05-18 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
FR2895600A1 (fr) * | 2005-12-26 | 2007-06-29 | St Microelectronics Sa | Commutateur bidirectionnel a commande hf |
-
2008
- 2008-08-20 JP JP2008211937A patent/JP5684450B2/ja active Active
-
2009
- 2009-08-17 US US12/461,592 patent/US8283747B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US8283747B2 (en) | 2012-10-09 |
JP2010050219A (ja) | 2010-03-04 |
US20100052091A1 (en) | 2010-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5684450B2 (ja) | 半導体装置及びその製造方法 | |
JP4700043B2 (ja) | 半導体素子の製造方法 | |
US10032766B2 (en) | VDMOS transistors, BCD devices including VDMOS transistors, and methods for fabricating integrated circuits with such devices | |
JP4204389B2 (ja) | 高電圧縦型dmosトランジスタ及びその製造方法 | |
JP5515248B2 (ja) | 半導体装置 | |
EP2242107A1 (en) | Semiconductor device | |
CN105321824B (zh) | 半导体装置的制造方法 | |
CN104157688A (zh) | 具有槽屏蔽电极结构的半导体器件 | |
TW200903806A (en) | Power MOSFET structure and manufacturing method for the same | |
US9570544B2 (en) | Semiconductor device | |
JP2014078689A (ja) | 電力用半導体装置、および、電力用半導体装置の製造方法 | |
KR20140001087A (ko) | 수직 파워 mosfet 및 그 제조 방법 | |
JP3354127B2 (ja) | 高電圧素子及びその製造方法 | |
JP5367390B2 (ja) | 半導体装置及びその製造方法 | |
US7157772B2 (en) | Semiconductor device and method of fabricating the same | |
JP2012142487A (ja) | 半導体装置およびその製造方法 | |
JP3904725B2 (ja) | 半導体装置及びその製造方法 | |
JP2009224495A (ja) | 絶縁ゲート型半導体装置およびその製造方法 | |
JPH10150207A (ja) | 高圧素子およびその製造方法 | |
JP4260777B2 (ja) | 半導体装置及びその製造方法 | |
JP5070751B2 (ja) | 半導体装置およびその製造方法 | |
JP5986361B2 (ja) | 半導体装置及びその製造方法 | |
US11476370B2 (en) | Semiconductor device with embedded Schottky diode and manufacturing method thereof | |
JP5228287B2 (ja) | 半導体装置およびその製造方法 | |
CN109952633B (zh) | 半导体装置及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110817 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130515 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130611 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130812 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140325 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140526 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20141216 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20150115 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5684450 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |