JP5581933B2 - パッケージ基板及びこれを用いたモジュール並びに電気・電子機器 - Google Patents

パッケージ基板及びこれを用いたモジュール並びに電気・電子機器 Download PDF

Info

Publication number
JP5581933B2
JP5581933B2 JP2010211641A JP2010211641A JP5581933B2 JP 5581933 B2 JP5581933 B2 JP 5581933B2 JP 2010211641 A JP2010211641 A JP 2010211641A JP 2010211641 A JP2010211641 A JP 2010211641A JP 5581933 B2 JP5581933 B2 JP 5581933B2
Authority
JP
Japan
Prior art keywords
conductive layer
package substrate
connection conductor
interlayer
current path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010211641A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012069618A5 (https=
JP2012069618A (ja
Inventor
充広 花邉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2010211641A priority Critical patent/JP5581933B2/ja
Priority to TW100128424A priority patent/TW201214647A/zh
Priority to KR1020110086435A priority patent/KR20120031121A/ko
Priority to US13/231,518 priority patent/US8866277B2/en
Priority to CN2011102742479A priority patent/CN102412209A/zh
Publication of JP2012069618A publication Critical patent/JP2012069618A/ja
Publication of JP2012069618A5 publication Critical patent/JP2012069618A5/ja
Application granted granted Critical
Publication of JP5581933B2 publication Critical patent/JP5581933B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2010211641A 2010-09-22 2010-09-22 パッケージ基板及びこれを用いたモジュール並びに電気・電子機器 Expired - Fee Related JP5581933B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2010211641A JP5581933B2 (ja) 2010-09-22 2010-09-22 パッケージ基板及びこれを用いたモジュール並びに電気・電子機器
TW100128424A TW201214647A (en) 2010-09-22 2011-08-09 Package substrate, module and electric/electronic devices using the same
KR1020110086435A KR20120031121A (ko) 2010-09-22 2011-08-29 패키지 기판 및 이것을 이용한 모듈 및 전기/전자 기기
US13/231,518 US8866277B2 (en) 2010-09-22 2011-09-13 Package substrate, module and electric/electronic devices using the same
CN2011102742479A CN102412209A (zh) 2010-09-22 2011-09-15 封装基板及使用该封装基板的模块和电气/电子装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010211641A JP5581933B2 (ja) 2010-09-22 2010-09-22 パッケージ基板及びこれを用いたモジュール並びに電気・電子機器

Publications (3)

Publication Number Publication Date
JP2012069618A JP2012069618A (ja) 2012-04-05
JP2012069618A5 JP2012069618A5 (https=) 2013-09-19
JP5581933B2 true JP5581933B2 (ja) 2014-09-03

Family

ID=45817006

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010211641A Expired - Fee Related JP5581933B2 (ja) 2010-09-22 2010-09-22 パッケージ基板及びこれを用いたモジュール並びに電気・電子機器

Country Status (5)

Country Link
US (1) US8866277B2 (https=)
JP (1) JP5581933B2 (https=)
KR (1) KR20120031121A (https=)
CN (1) CN102412209A (https=)
TW (1) TW201214647A (https=)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9368477B2 (en) * 2012-08-27 2016-06-14 Invensas Corporation Co-support circuit panel and microelectronic packages
US8987872B2 (en) * 2013-03-11 2015-03-24 Qualcomm Incorporated Electromagnetic interference enclosure for radio frequency multi-chip integrated circuit packages
US8901748B2 (en) * 2013-03-14 2014-12-02 Intel Corporation Direct external interconnect for embedded interconnect bridge package
US9955568B2 (en) * 2014-01-24 2018-04-24 Dell Products, Lp Structure to dampen barrel resonance of unused portion of printed circuit board via
US9824990B2 (en) * 2014-06-12 2017-11-21 Taiwan Semiconductor Manufacturing Company, Ltd. Pad design for reliability enhancement in packages
US9650242B2 (en) 2015-09-22 2017-05-16 International Business Machines Corporation Multi-faced component-based electromechanical device
US10164002B2 (en) * 2016-11-29 2018-12-25 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and layout method
US10431537B1 (en) * 2018-06-21 2019-10-01 Intel Corporation Electromigration resistant and profile consistent contact arrays
US11488901B2 (en) * 2020-04-29 2022-11-01 Advanced Semiconductor Engineering, Inc. Package structure and method for manufacturing the same
CN115377051B (zh) * 2022-08-25 2025-03-25 飞腾信息技术有限公司 封装基板、封装基板设计方法及相关设备
US20240145364A1 (en) * 2022-11-02 2024-05-02 Stmicroelectronics S.R.L. Semiconductor device and corresponding method
EP4372812A1 (en) * 2022-11-16 2024-05-22 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Defining distribution of wiring elements compliant with target current-related value in component carrier with rows of equidistant wiring elements
CN120226154A (zh) * 2022-11-16 2025-06-27 奥特斯奥地利科技与系统技术有限公司 具有连接至相互间隔开的传导区域的位于不同高度处的成排的等距布线元件和另外的布线元件的部件承载件
US12389538B2 (en) * 2023-01-26 2025-08-12 Hewlett Packard Enterprise Development Lp Varying diameters of power-vias in a PCB based on via location

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5665473A (en) * 1994-09-16 1997-09-09 Tokuyama Corporation Package for mounting a semiconductor device
JP2004134679A (ja) * 2002-10-11 2004-04-30 Dainippon Printing Co Ltd コア基板とその製造方法、および多層配線基板
JP4534062B2 (ja) * 2005-04-19 2010-09-01 ルネサスエレクトロニクス株式会社 半導体装置
JP2007201030A (ja) * 2006-01-25 2007-08-09 Fujitsu Ltd 電子デバイス
JP2007221014A (ja) 2006-02-20 2007-08-30 Hitachi Ltd 多層配線基板構造
JP5165912B2 (ja) * 2007-03-15 2013-03-21 株式会社日立製作所 低ノイズ半導体装置
TWI416673B (zh) * 2007-03-30 2013-11-21 住友電木股份有限公司 覆晶半導體封裝用之接續構造、增層材料、密封樹脂組成物及電路基板

Also Published As

Publication number Publication date
TW201214647A (en) 2012-04-01
CN102412209A (zh) 2012-04-11
US20120068322A1 (en) 2012-03-22
JP2012069618A (ja) 2012-04-05
US8866277B2 (en) 2014-10-21
KR20120031121A (ko) 2012-03-30

Similar Documents

Publication Publication Date Title
JP5581933B2 (ja) パッケージ基板及びこれを用いたモジュール並びに電気・電子機器
CN108140616B (zh) 半导体器件
US8633587B2 (en) Package structure
US7863724B2 (en) Circuit substrate having post-fed die side power supply connections
US9330992B2 (en) Wiring substrate for a semiconductor device having differential signal paths
TWI424799B (zh) 基板佈局與其形成方法
US10636741B2 (en) Printed wiring board
US20110147058A1 (en) Electronic device and method of manufacturing electronic device
US20080151516A1 (en) Printed-wiring board, method of manufacturing printed-wiring board, and electronic equipment
JP2001274288A (ja) 集積回路チップ・キャリア構造体
JP2016025159A (ja) 配線基板構造体および配線基板構造体の製造方法
JP6236841B2 (ja) 多層配線基板及びその製造方法
US20100327452A1 (en) Mounting structure and method of manufacturing the same
JP2007121180A (ja) 半導体装置の試験装置及び半導体装置の試験方法
US8829361B2 (en) Wiring board and mounting structure using the same
JP2010232616A (ja) 半導体装置及び配線基板
US20250006682A1 (en) Semiconductor packages with multiple types of solder balls
CN102017137A (zh) 高速存储器封装
US20230154839A1 (en) Semiconductor device having wiring substrate with lead-out wirings
JP5459134B2 (ja) 半導体パッケージ内蔵配線板、及び半導体パッケージ内蔵配線板の製造方法
US20250006585A1 (en) Semiconductor packages with multiple types of conductive components
US20250006685A1 (en) Semiconductor packages with multiple types of conductive components
JP2021185589A (ja) 配線基板
JP4380167B2 (ja) 多層配線板および半導体デバイス
KR20140047877A (ko) 인쇄회로기판 및 그 제조방법

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20130308

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130802

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130802

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20140404

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140422

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140528

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140617

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140630

LAPS Cancellation because of no payment of annual fees