JP5417332B2 - Method for manufacturing field effect transistor - Google Patents

Method for manufacturing field effect transistor Download PDF

Info

Publication number
JP5417332B2
JP5417332B2 JP2010526734A JP2010526734A JP5417332B2 JP 5417332 B2 JP5417332 B2 JP 5417332B2 JP 2010526734 A JP2010526734 A JP 2010526734A JP 2010526734 A JP2010526734 A JP 2010526734A JP 5417332 B2 JP5417332 B2 JP 5417332B2
Authority
JP
Japan
Prior art keywords
film
forming
insulating film
field effect
active layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2010526734A
Other languages
Japanese (ja)
Other versions
JPWO2010024279A1 (en
Inventor
敬臣 倉田
淳也 清田
新井  真
泰彦 赤松
伸 浅利
征典 橋本
重光 佐藤
正志 菊池
Original Assignee
株式会社アルバック
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2008222233 priority Critical
Priority to JP2008222233 priority
Application filed by 株式会社アルバック filed Critical 株式会社アルバック
Priority to JP2010526734A priority patent/JP5417332B2/en
Priority to PCT/JP2009/064842 priority patent/WO2010024279A1/en
Publication of JPWO2010024279A1 publication Critical patent/JPWO2010024279A1/en
Application granted granted Critical
Publication of JP5417332B2 publication Critical patent/JP5417332B2/en
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02551Group 12/16 materials
    • H01L21/02554Oxides
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02565Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02631Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation

Description

  The present invention relates to a method and apparatus for manufacturing a field effect transistor having an active layer formed of an InGaZnO-based semiconductor oxide.

  In recent years, active matrix liquid crystal displays have been widely used. An active matrix liquid crystal display has a field effect thin film transistor (TFT) as a switching element for each pixel.

  As the thin film transistor, a polysilicon thin film transistor whose active layer is made of polysilicon and an amorphous silicon thin film transistor whose active layer is made of amorphous silicon are known.

  An amorphous silicon thin film transistor has an advantage that it can be uniformly formed on a substrate having a relatively large area because an active layer can be easily produced compared to a polysilicon thin film transistor.

On the other hand, a transparent amorphous oxide thin film is being developed as an active layer material capable of realizing higher carrier (electron, hole) mobility than amorphous silicon. For example, Patent Document 1 describes a field effect transistor using a homologous compound InMO 3 (ZnO) m (M = In, Fe, Ga or Al, m = 1 or more and an integer less than 50) as an active layer. . Patent Document 2 discloses the manufacture of a field effect transistor in which an In—Ga—Zn—O-based active layer is formed by sputtering a target material made of a polycrystalline sintered body having an InGaO 3 (ZnO) 4 composition. A method is described.

  In the amorphous silicon thin film transistor, an active layer made of amorphous silicon is formed by a CVD method. On the other hand, an In—Ga—Zn—O-based active layer cannot be formed by a CVD method, and thus needs to be formed by a sputtering method. The In—Ga—Zn—O-based thin film is soluble in acids and alkalis. Therefore, in the patterning process using an etchant (etching solution), it is necessary to form a protective layer for protecting the In—Ga—Zn—O thin film from the etchant. Conventionally, a resist mask made of a photosensitive resin has been widely used for pattern etching of a thin film.

JP 2004-103957 A (paragraph [0010]) JP 2006-165527 A (paragraphs [0103] to [0119])

  However, the resist mask is usually formed in an air atmosphere. For this reason, when the protective layer is formed of a resist mask, the active layer is exposed to the air atmosphere after the active layer is formed. For this reason, there exists a possibility that the film | membrane quality of an active layer may be impaired by the water | moisture content and impurity in air | atmosphere adhering to the surface of an active layer. Further, a great amount of time is required for forming the protective layer, which may cause a reduction in productivity.

  In view of the circumstances as described above, an object of the present invention is to provide a method for manufacturing a field effect transistor and an apparatus for manufacturing the same, which can protect an active layer from an etchant without being exposed to an air atmosphere.

  A method for manufacturing a field effect transistor according to one embodiment of the present invention includes a step of forming an active layer having an In—Ga—Zn—O-based composition over a base material by a sputtering method. A stopper layer for protecting the active layer from an etchant for the active layer is formed on the active layer by a sputtering method. The active layer is etched using the stopper layer as a mask.

  A field effect transistor manufacturing apparatus according to an aspect of the present invention is a field effect transistor for forming an active layer and a stopper layer for protecting the active layer from an etchant for the active layer on a base material, respectively. The present invention relates to a transistor manufacturing apparatus. The manufacturing apparatus includes a first film formation chamber and a second film formation chamber. The first deposition chamber includes a first sputtering cathode for depositing the active layer having an In—Ga—Zn—O-based composition on the substrate. The second film forming chamber includes a second sputtering cathode for forming the stopper layer made of a silicon oxide film or a silicon nitride film on the base material.

It is principal part sectional drawing of each process explaining the manufacturing method of the field effect transistor which concerns on the 1st Embodiment of this invention. It is principal part sectional drawing of each process explaining the manufacturing method of the field effect transistor which concerns on the 1st Embodiment of this invention. It is principal part sectional drawing of each process explaining the manufacturing method of the field effect transistor which concerns on the 1st Embodiment of this invention. It is principal part sectional drawing of each process explaining the manufacturing method of the field effect transistor which concerns on the 1st Embodiment of this invention. It is principal part sectional drawing of each process explaining the manufacturing method of the field effect transistor which concerns on the 1st Embodiment of this invention. It is a schematic block diagram of the manufacturing apparatus of the field effect transistor which concerns on the 1st Embodiment of this invention. It is a schematic sectional drawing which shows the structure of the field effect transistor which concerns on the 2nd Embodiment of this invention. It is a schematic block diagram of the manufacturing apparatus of the field effect transistor which concerns on the 2nd Embodiment of this invention. It is a schematic sectional drawing which shows the structure of the field effect transistor which concerns on the 3rd Embodiment of this invention. It is a schematic block diagram of the manufacturing apparatus of the field effect transistor which concerns on the 3rd Embodiment of this invention. It is a schematic block diagram of the manufacturing apparatus of the field effect transistor which concerns on the 4th Embodiment of this invention.

  A manufacturing method of a field effect transistor according to an embodiment of the present invention includes a step of forming an active layer having an In—Ga—Zn—O-based composition on a base material by a sputtering method. A stopper layer for protecting the active layer from an etchant for the active layer is formed on the active layer by a sputtering method. The active layer is etched using the stopper layer as a mask.

  In the method for manufacturing the field effect transistor, the stopper layer is formed by sputtering. This makes it possible to form a stopper layer after the active layer is formed without exposing the active layer to the atmosphere, so that the film quality is deteriorated due to the adhesion of moisture and impurities in the atmosphere to the surface of the active layer. Can be prevented. Further, since the stopper layer can be continuously formed after the active layer is formed, the process time required for forming the stopper layer can be shortened, and the productivity can be improved.

  The substrate is typically a glass substrate. The size of the substrate is not particularly limited.

The active layer may be formed by a reactive sputtering method with an oxidizing gas (for example, O 2 , O 3 , H 2 O, etc.). As the sputtering target for forming the In—Ga—Zn—O thin film, a single target of In—Ga—Zn—O may be used, or an In 2 O 3 target, a Ga 2 O 3 target, and a ZnO target. A plurality of targets such as may be used. In sputtering film formation in an oxygen atmosphere, the oxygen concentration in the film can be easily controlled by controlling the partial pressure (flow rate) of the introduced oxygen.

The stopper layer may be continuously formed in the active layer deposition chamber after the active layer is formed.
As a result, the stopper layer can be formed without carrying out the substrate from the active layer forming chamber, so that the productivity can be further improved. In this case, a sputtering target for forming a stopper layer is disposed in the film forming chamber in addition to the sputtering target for forming an active layer. And each sputtering target is properly used for every film-forming process.

The step of forming the stopper layer includes a step of forming a first insulating film made of a silicon oxide film or a silicon nitride film on the active layer by a sputtering method, and a metal on the first insulating film. And a step of forming a second insulating film made of an oxide film by a sputtering method.
Alternatively, the step of forming the stopper layer includes a step of forming a first insulating film made of a metal oxide film on the active layer by a sputtering method, and a silicon oxide film on the first insulating film. Alternatively, a step of forming a second insulating film made of a silicon nitride film by a sputtering method may be included.
By configuring the stopper layer with a multilayer film in this way, various functions required as the stopper layer can be ensured. In the above example, the first insulating film has a function of ensuring a predetermined electrical insulation, and the second insulating film has a function of ensuring a predetermined barrier property.

The first insulating film and the second insulating film may be continuously formed in the same chamber.
By continuously forming the first and second insulating films, the stopper layer can be collectively formed in one chamber, and productivity can be improved. In this case, a sputtering target for forming the first insulating film and a sputtering target for forming the second insulating film are arranged in the chamber. And each sputtering target is properly used for every film-forming process.

The stopper layer may be continuously formed in the active layer deposition chamber after the active layer is formed.
As a result, the stopper layer can be formed without carrying out the substrate from the active layer forming chamber, so that the productivity can be further improved.

The base material may include a gate electrode, and a gate insulating film covering the gate electrode may be further formed before forming the active layer.
Thus, a bottom-gate field effect transistor can be manufactured. The gate electrode may be an electrode film formed on a base material, or the base material itself may be composed of a gate electrode.

The gate insulating film may be formed by a sputtering method.
Thereby, the gate insulating film, the active layer, and the stopper layer can be continuously formed in a vacuum atmosphere.

The step of forming the gate insulating film includes a step of forming a first gate insulating film made of a metal oxide film on the gate electrode by a sputtering method, and a silicon oxide film on the first gate insulating film. Forming a second gate insulating film made of a film or a silicon nitride film by a sputtering method.
Alternatively, the step of forming the gate insulating film includes a step of forming a first gate insulating film made of a silicon oxide film or a silicon nitride film on the gate electrode, and a step of forming on the first gate insulating film. And a step of forming a second gate insulating film made of a metal oxide film.
By configuring the gate insulating film as a multilayer film in this way, various functions required for the gate insulating film can be ensured. In the above example, the first insulating film has a function of ensuring a predetermined barrier property, and the second insulating film has a function of ensuring a predetermined electrical insulating property.

  A protective film covering the active layer may be formed, and a source electrode and a drain electrode contacting the active layer may be formed. The protective film can be formed by a sputtering method.

  An apparatus for manufacturing a field effect transistor according to an embodiment of the present invention includes an electric field for forming an active layer and a stopper layer for protecting the active layer from an etchant for the active layer on a base material, respectively. The present invention relates to an effect transistor manufacturing apparatus. The manufacturing apparatus includes a first film formation chamber and a second film formation chamber. The first deposition chamber includes a first sputtering cathode for depositing the active layer having an In—Ga—Zn—O-based composition on the substrate. The second film forming chamber includes a second sputtering cathode for forming the stopper layer made of a silicon oxide film or a silicon nitride film on the base material.

  In the field effect transistor manufacturing apparatus, an active layer having an In—Ga—Zn—O-based composition is formed by a sputtering method in a first film formation chamber, and a silicon oxide film or a film is formed in a second film formation chamber. A stopper layer made of a silicon nitride film is formed by sputtering. This makes it possible to form a stopper layer after the active layer is formed without exposing the active layer to the atmosphere, so that the film quality is deteriorated due to the adhesion of moisture and impurities in the atmosphere to the surface of the active layer. Can be prevented. Further, since the stopper layer can be continuously formed after the active layer is formed, the process time required for forming the stopper layer can be shortened, and the productivity can be improved.

The first film formation chamber and the second film formation chamber may be configured as a common film formation chamber.
Thereby, the active layer and the stopper layer can be continuously formed in the same chamber.

The second sputtering cathode may have a first target material made of silicon oxide or silicon nitride and a second target material made of metal oxide.
Accordingly, it is possible to continuously form a stopper layer having a multilayer structure of a first insulating film made of a silicon oxide film or a silicon nitride film and a second insulating film made of a metal oxide film. A stopper layer having can be obtained.

The field effect transistor manufacturing apparatus may further include a third film formation chamber for forming a gate insulating film on the base material.
Thereby, the gate insulating film, the active layer, and the stopper layer can be formed in the same apparatus.

Alternatively, the field effect transistor manufacturing apparatus may further include a third film formation chamber including a third sputtering cathode for forming a gate insulating film on the base material.
Thereby, the gate insulating film, the active layer, and the stopper layer can be formed in the same apparatus.

The third sputtering cathode may include a third target material made of a metal oxide and a fourth target material made of silicon oxide or silicon nitride.
Thereby, for example, it is possible to continuously form a stopper layer having a multilayer structure of a first gate insulating film made of a silicon oxide film or a silicon nitride film and a second gate insulating film made of a metal oxide film. And a gate insulating film having barrier properties can be obtained.

  The manufacturing apparatus may further include a transfer chamber capable of being evacuated and having a transfer robot for transferring the substrate to and from the first film formation chamber and the second film formation chamber. The first film formation chamber and the second film formation chamber are installed around the transfer chamber. That is, the manufacturing apparatus can be configured as a cluster-type film forming apparatus.

  The manufacturing apparatus may further include a transport mechanism that transports the base material from the first film formation chamber to the second film formation chamber. The first film formation chamber and the second film formation chamber are installed adjacent to each other. That is, the manufacturing apparatus can be configured as an in-line film forming apparatus.

  Hereinafter, embodiments of the present invention will be described with reference to the drawings.

<First Embodiment>
1 to 5 are cross-sectional views of main parts of respective steps for explaining a method of manufacturing a field effect transistor according to the first embodiment of the present invention. In this embodiment mode, a method for manufacturing a field-effect transistor having a so-called bottom-gate transistor structure is described.

  First, as shown in FIG. 1A, a gate electrode film 11F is formed on one surface of a base material 10.

  The base material 10 is typically a glass substrate. The gate electrode film 11F is typically composed of a metal single layer film or a metal multilayer film such as molybdenum, chromium, or aluminum, and is formed by, for example, a sputtering method. The thickness of the gate electrode film 11F is not particularly limited and is, for example, 300 nm.

  Next, as shown in FIGS. 1B to 1D, a resist mask 12 for patterning the gate electrode film 11F into a predetermined shape is formed. This step includes a step of forming a photoresist film 12F (FIG. 1B), an exposure step (FIG. 1C), and a development step (FIG. 1D).

  The photoresist film 12F is formed by applying a liquid photosensitive material on the gate electrode film 11F and then drying it. A dry film resist may be used as the photoresist film 12F. The formed photoresist film 12F is exposed through the mask 13 and then developed. Thereby, a resist mask 12 is formed on the gate electrode film 11F.

  Subsequently, as shown in FIG. 1E, the gate electrode film 11F is etched using the resist mask 12 as a mask. Thereby, the gate electrode 11 is formed on the surface of the substrate 10.

  The etching method of the gate electrode film 11F is not particularly limited, and may be a wet etching method or a dry etching method. After the etching, the resist mask 12 is removed. The method for removing the resist mask 12 is an ashing process using oxygen gas plasma, but is not limited to this, and may be dissolved and removed using a chemical solution.

  Next, as illustrated in FIG. 2A, a gate insulating film 14 is formed on the surface of the base material 10 so as to cover the gate electrode 11.

The gate insulating film 14 is typically composed of an oxide film or a nitride film such as a silicon oxide film (SiO 2 ) or a silicon nitride film (SiNx), and is formed by, for example, a CVD method or a sputtering method. The thickness of the gate electrode film 11F is not particularly limited, and is, for example, 200 nm to 500 nm.

  2B, on the gate insulating film 14, a thin film (hereinafter simply referred to as “IGZO film”) 15F having an In—Ga—Zn—O-based composition and a stopper layer forming film 16F are formed. Are formed in order.

  The IGZO film 15F and the stopper layer forming film 16F are formed by a sputtering method. The IGZO film 15F and the stopper layer forming film 16F can be continuously formed. In this case, the sputtering target for forming the IGZO film 15F and the sputtering target for forming the stopper layer forming film 16F may be disposed in the same sputtering chamber. By switching the target to be used, the IGZO film 15F and the stopper layer forming film 16F can be formed independently.

  The IGZO film 15F is formed in a state where the substrate 10 is heated to a predetermined temperature. In the present embodiment, the active layer 15 (IGZO film 15F) is formed by a reactive sputtering method in which a reaction product with oxygen is deposited on the substrate 10 by sputtering a target in an oxygen gas atmosphere. The discharge type may be any of DC discharge, AC discharge, and RF discharge. Moreover, you may employ | adopt the magnetron discharge method which arrange | positions a permanent magnet in the back side of a target.

  The thickness of each of the IGZO film 15F and the stopper layer forming film 16F is not particularly limited. For example, the thickness of the IGZO film 15F is 50 nm to 200 nm, and the thickness of the stopper layer forming film 16F is 30 nm to 300 nm.

The IGZO film 15F constitutes an active layer (carrier layer) 15 of the transistor. The stopper layer forming film 16F is an etching protection that protects the channel region of the IGZO film from the etchant in the patterning process of the metal film constituting the source electrode and the drain electrode, which will be described later, and the process of etching away the unnecessary area of the IGZO film 15F. Acts as a layer. The stopper layer forming film 16F is made of, for example, SiO 2 .

  Next, as shown in FIGS. 2C and 2D, after forming a resist mask 27 for patterning the stopper layer forming film 16F into a predetermined shape, the stopper layer forming film 16F is passed through the resist mask 27. Etch. Thereby, the stopper layer 16 facing the gate electrode 11 is formed with the gate insulating film 14 and the IGZO film 15F interposed therebetween.

  After removing the resist mask 27, a metal film 17F is formed so as to cover the IGZO film 15F and the stopper layer 16, as shown in FIG.

  The metal film 17F is typically composed of a metal single layer film or a metal multilayer film such as molybdenum, chromium, or aluminum, and is formed by, for example, a sputtering method. The thickness of the metal film 17F is not particularly limited, and is, for example, 100 nm to 500 nm.

  Subsequently, as shown in FIGS. 3A and 3B, the metal film 17F is patterned.

  The patterning process for the metal film 17F includes a process for forming the resist mask 18 (FIG. 3A) and an etching process for the metal film 17F (FIG. 3B). The resist mask 18 has a mask pattern that opens the region immediately above the stopper layer 16 and the peripheral region of each transistor. After the formation of the resist mask 18, the metal film 17F is etched by wet etching. Thereby, the metal film 17F is separated into the source electrode 17S and the drain electrode 17D. In the following description, the source electrode 17S and the drain electrode 17D are also collectively referred to as the source / drain electrode 17.

  In the step of forming the source / drain electrode 17, the stopper layer 16 functions as an etching stopper layer for the metal film 17F. That is, the stopper layer 16 has a function of protecting the IGZO film 15F from an etchant (for example, phosphorous nitric acid) with respect to the metal film 17F. The stopper layer 16 is formed so as to cover a region (hereinafter referred to as “channel region”) located between the source electrode 17S and the drain electrode 17D of the IGZO film 15F. Therefore, the channel region of the IGZO film 15F is not affected by the etching process of the metal film 17F.

  Next, as shown in FIGS. 3C and 3D, the IGZO thin film 15F is etched using the resist mask 18 as a mask.

  The etching method is not particularly limited, and may be a wet etching method or a dry etching method. By this etching process of the IGZO film 15F, the IGZO film 15F is isolated in element units and an active layer 15 made of the IGZO film 15F is formed.

  At this time, the stopper layer 16 functions as an etching protective film for the IGZO film 15F located in the channel region. That is, the stopper layer 16 has a function of protecting the channel region immediately below the stopper layer 16 from an etchant (for example, oxalic acid type) for the IGZO film 15F. Thereby, the channel region of the active layer 15 is not affected by the etching process of the IGZO film 15F.

  After patterning the IGZO film 15F, the resist mask 18 is removed from the source / drain electrode 17 by ashing or the like (FIG. 3D).

  Next, as shown in FIG. 4A, a protective film (passivation film) 19 is formed so as to cover the surface of the substrate 10 with the source / drain electrode 17, the stopper layer 16, the active layer 15, and the gate insulating film 14. Is formed.

The protective film 19 is for securing predetermined electrical and material characteristics by blocking the transistor element including the active layer 15 from the outside air. The protective film 19 is typically composed of an oxide film or nitride film such as a silicon oxide film (SiO 2 ) or a silicon nitride film (SiNx), and is formed by, for example, a CVD method or a sputtering method. The thickness of the protective film 19 is not specifically limited, For example, it is 200 nm-500 nm.

  Subsequently, as shown in FIGS. 4B to 4D, contact holes 19 a communicating with the source / drain electrodes 17 are formed in the protective film 19. This step includes a step of forming a resist mask 20 on the protective film 19 (FIG. 4B) and a step of etching the protective film 19 exposed from the opening 20a of the resist mask 20 (FIG. 4C). And a step of removing the resist mask 20 (FIG. 4D).

  The contact hole 19a is formed by a dry etching method, but may be a wet etching method. Although not shown, a contact hole that communicates with the source electrode 17S is also formed at an arbitrary position.

  Next, as shown in FIGS. 5A to 5D, a transparent conductive film 21 is formed in contact with the source / drain electrode 17 via the contact hole 19a. This step includes the step of forming the transparent conductive film 21F (FIG. 5A), the step of forming the resist mask 22 on the transparent conductive film 21F (FIG. 5B), and the resist mask 22. It has a step (FIG. 5C) of etching the transparent conductive film 21F that has not been removed and a step of removing the resist mask 20 (FIG. 5D).

  The transparent conductive film 21F is typically composed of an ITO film or an IZO film, and is formed by, for example, a sputtering method or a CVD method. The etching of the transparent conductive film 21F employs a wet etching method, but is not limited thereto, and a dry etching method may be employed.

  The transistor element 100 with the transparent conductive film 21 shown in FIG. 5D is then subjected to an annealing process for the purpose of relaxing the structure of the active layer 15. As a result, desired transistor characteristics are imparted to the active layer 15.

  As described above, a field effect transistor (transistor element 100) is manufactured.

  In the present embodiment, the IGZO film 15F constituting the active layer 15 and the stopper layer forming film 16F constituting the stopper layer 16 are formed by sputtering. Thus, after the IGZO film 15F (active layer 15) is formed, the stopper layer 16 can be formed without exposing the IGZO film 15F to the atmosphere. Deterioration of the film quality due to the adhesion of impurities can be prevented.

  In addition, since the stopper layer 16 can be continuously formed after the active layer 15 is formed, the process time required for forming the stopper layer 16 can be shortened and the productivity can be improved. Become.

  FIGS. 6A and 6B are schematic configuration diagrams of a vacuum processing apparatus for carrying out part of the manufacturing process of the transistor element 100 (field effect transistor) described above.

  A vacuum processing apparatus 201 illustrated in FIG. 6A is a single wafer type (cluster type) vacuum processing apparatus, and includes a transfer chamber 210 and a plurality of processing chambers 211 to 215 arranged around the transfer chamber 210. I have. The processing chamber includes a load chamber 211, a heating chamber 212, a CVD chamber 213, a sputtering chamber 214, and an unload chamber 215. Although not shown, a transfer robot for transferring the base material 10 to each processing chamber is installed in the transfer chamber 210, and the transfer robot moves the base material 10 to each processing chamber in a direction indicated by an arrow in the drawing, for example. Transport to. The transfer chamber 210 and each processing chamber are both maintained at a predetermined degree of vacuum so that the transfer of the substrate 10 between the processing chambers 211 to 215 via the transfer chamber 210 is performed in a vacuum atmosphere. It has become.

  Typically, the base material 10 (see FIG. 1F) on which the gate electrode 11 is formed is carried into the load chamber 211. The transfer robot transfers the base material 10 from the load chamber 211 to the heating chamber 212. In the heating chamber 212, the base material 10 is heat-treated, and moisture adhering to or adsorbed on the surface is removed. After heating, the base material 10 is transferred to the CVD chamber 213, and the gate insulating film 14 is formed in the CVD chamber 213 (FIG. 2A). After the gate insulating film 14 is formed, the base material 10 is transferred to the sputtering chamber 214, and an IGZO film 15F and a stopper layer forming film 16F are formed in the sputtering chamber 214 (FIG. 2B). After the formation of the stopper layer forming film 16F, the base material 10 is transferred to the unload chamber 215 and carried out of the vacuum processing apparatus 201.

The sputtering chamber 214 has a sputtering cathode Tc containing a target material for forming the IGZO film 15F and a sputtering cathode Ts containing a target material for forming the stopper layer forming film 16F. The sputtering target for forming the IGZO film 15F may be a single target of In—Ga—Zn—O, or a plurality of targets such as an In 2 O 3 target, a Ga 2 O 3 target, and a ZnO target. May be. As a sputtering target for forming the stopper layer forming film 16F, a silicon oxide or silicon nitride target is used, but it is not limited to this.

The sputtering chamber 214 includes a gas introduction system for introducing an oxidizing gas into the chamber, and the IGZO film 15F and the stopper layer forming film 16F can be formed by a reactive sputtering method with an oxidizing gas. By controlling the partial pressure (flow rate) of the introduced gas, the oxygen concentration in the film can be easily controlled. Examples of the gas introduced into the sputtering chamber 214 include, but are not limited to, O 2 , O 3 , H 2 O, and the like.

  The vacuum processing apparatus 202 shown in FIG. 6B is also a single wafer type (cluster type) vacuum processing apparatus. In the vacuum processing apparatus 202, the sputtering chamber is divided into a sputtering chamber 214A for forming the IGZO film 15F and a sputtering chamber 214B for forming the stopper layer forming film 16F.

  According to the vacuum processing apparatuses 201 and 202 having the above-described configuration, it is possible to form the stopper layer forming film 16F without exposing the IGZO film 15F to the atmosphere after the IGZO film 15F is formed. Thereby, it is possible to prevent film quality deterioration due to adhesion of moisture and impurities in the atmosphere to the surface of the IGZO film 15F. Further, since the stopper layer forming film 16F can be continuously formed after the IGZO film 15F is formed, the process time required for forming the stopper layer forming film 16F can be shortened, and the productivity is improved. be able to.

  Moreover, according to the vacuum processing apparatus 201, the stopper layer forming film 16F can be continuously formed in the film forming chamber of the IGZO film 15F. Thereby, since it is possible to form the stopper layer forming film 16F without carrying out the substrate 10 from the film forming chamber of the IGZO film 15F, it is possible to further improve the productivity.

<Second Embodiment>
FIG. 7 shows a second embodiment of the present invention. In the figure, portions corresponding to those of the first embodiment described above are denoted by the same reference numerals, and detailed description thereof is omitted.

  The transistor element 101 of this embodiment is manufactured through the same process as that of the first embodiment. The illustrated transistor element 101 is different from the transistor element 100 of the first embodiment described above in that the stopper layer 16 has a multilayer structure of a first insulating film 16A and a second insulating film 16B. Yes.

  A semiconductor layer containing zinc (Zn) has low resistance to acids and alkalis and is easily etched. Therefore, when the active layer 15 is formed, the stopper layer 16 for protecting from the etchant is formed in the channel region of the IGZO film 15F. The stopper layer 16 functions not only as an etching mask for the IGZO film 15F but also as an insulating film for maintaining electrical insulation between the source electrode 17S and the drain electrode 17D on the upper layer side of the active layer 15.

  However, the silicon oxide film constituting the stopper layer 16 may not be able to sufficiently prevent the entry of impurities from the atmosphere. When impurities from the atmosphere are mixed into the active layer 15, the transistor characteristics are varied.

  Therefore, in the present embodiment, the stopper layer 16 includes two layers, a first insulating film 16A made of a silicon oxide film or a silicon nitride film and a second insulating film 16B made of a metal oxide film formed thereon. The structure. The first insulating film 16A ensures the desired electrical insulation, and the second insulating film 16B ensures the barrier property against the entry of impurities from the atmosphere.

The second insulating film 16B is made of an insulating metal oxide having a high barrier property against mixing of impurities from the atmosphere. The second insulating film 16B can be composed of tantalum oxide (TaOx), alumina (Al 2 O 3 ), yttria (Y 2 O 3 ), or the like. By forming the second insulating film 16B on the upper layer side of the first insulating film 16A, it is possible to form a stopper layer having an excellent barrier property against the entry of impurities from the atmosphere. As a result, the transistor characteristics can be stabilized.

  Note that the first insulating film 16A may be formed of a metal oxide film, and the second insulating film 16B may be formed of a silicon oxide film or a silicon nitride film. Even with such a configuration, it is possible to obtain the same effects as described above.

  FIGS. 8A, 8B, and 8C are schematic configuration diagrams of a vacuum processing apparatus for performing a part of the manufacturing process of the transistor element 101 (field effect transistor) described above. Note that portions corresponding to those in FIG. 6 are denoted by the same reference numerals, and detailed description thereof is omitted.

  A vacuum processing apparatus 203 illustrated in FIG. 8A is a single wafer type (cluster type) vacuum processing apparatus. The sputtering chamber 214 includes a sputtering cathode Tc for forming the IGZO film 15F constituting the active layer 15, a sputtering cathode Ts1 for forming the first insulating film 16A of the stopper layer 16, and the stopper layer 16 Each has a sputtering cathode Ts2 for forming the second insulating film 16B.

  Similarly, the vacuum processing apparatuses 204 and 205 shown in FIGS. 8B and 8C are configured by a single wafer type (cluster type) vacuum processing apparatus. The vacuum processing apparatus 204 includes a first sputtering chamber 214A for forming the IGZO film 15F and a first layer for forming the stopper layer forming film 16F (the first insulating film 16A and the second insulating film 16B). 2 sputter chambers 214B. The vacuum processing apparatus 205 includes a first sputtering chamber 214A for forming the IGZO film 15F, a second sputtering chamber 214B for forming the first insulating film 16A constituting the stopper layer 16, and a stopper. A third sputtering chamber 214 </ b> C for forming a second insulating film 16 </ b> B constituting the layer 16.

  Also in the present embodiment, as in the first embodiment described above, after the IGZO film 15F is formed, the stopper layer forming film 16F can be formed without exposing the IGZO film 15F to the atmosphere. Thereby, it is possible to prevent film quality deterioration due to adhesion of moisture and impurities in the atmosphere to the surface of the IGZO film 15F. Further, since the stopper layer forming film 16F can be continuously formed after the IGZO film 15F is formed, the process time required for forming the stopper layer forming film 16F can be shortened, and the productivity is improved. be able to.

  Moreover, according to the vacuum processing apparatus 203, the stopper layer forming film 16F can be continuously formed in the film forming chamber of the IGZO film 15F. Thereby, since it is possible to form the stopper layer forming film 16F without carrying out the substrate 10 from the film forming chamber of the IGZO film 15F, it is possible to further improve the productivity.

<Third Embodiment>
FIG. 9 shows a third embodiment of the present invention. In the figure, portions corresponding to those in the first and second embodiments described above are denoted by the same reference numerals, and detailed description thereof is omitted.

  The transistor element 102 of the present embodiment is manufactured through the same process as that of the first embodiment. The transistor element 102 shown in the figure has the multilayer structure of the first gate insulating film 14A and the second gate insulating film 14B, and the transistor element 101 of the above-described second embodiment. Is different.

  The gate insulating film is formed for the purpose of ensuring electrical insulation between the gate electrode and the active layer. However, since a gate insulating film made of a silicon oxide film has a low barrier property against diffusion of impurities from the substrate (base material), a predetermined insulating function cannot be ensured by diffusion of impurities from the substrate into the gate insulating film. There is a case. In this case, since the desired insulating function cannot be obtained in the gate insulating film, there is a possibility that the gate threshold voltage varies or an electrical leak with the active layer occurs.

  Therefore, in the present embodiment, the gate insulating film 14 includes a first gate insulating film 14A made of a metal oxide film and a second gate insulating film 14B made of a silicon oxide film or a silicon nitride film formed thereon. And a two-layer structure. The first gate insulating film 14A ensures the desired barrier properties, and the second gate insulating film 14B ensures the desired electrical insulation properties.

For the first gate insulating film 14A, an insulating metal oxide having a high barrier property against diffusion of impurities from the substrate is used. The first gate insulating film 14A can be made of tantalum oxide (TaOx), alumina (Al 2 O 3 ), yttria (Y 2 O 3 ), or the like. By forming the first gate insulating film 14A on the lower layer side of the second gate insulating film 14B, a gate insulating film having an excellent barrier property against the diffusion of impurities from the substrate can be formed. Thereby, it is possible to stably manufacture a transistor element having desired transistor characteristics.

  Note that the first gate insulating film 14A may be formed of a silicon oxide film or a silicon nitride film, and the second gate insulating film 14B may be formed of a metal oxide film. Even with such a configuration, the same effect as described above can be obtained.

  FIGS. 10A, 10B, and 10C are schematic configuration diagrams of a vacuum processing apparatus for performing a part of the manufacturing process of the transistor element 102 (field effect transistor) described above. Note that portions corresponding to those in FIGS. 6 and 8 are denoted by the same reference numerals, and detailed description thereof is omitted.

  A vacuum processing apparatus 206 illustrated in FIG. 10A is a single wafer type (cluster type) vacuum processing apparatus. The vacuum processing apparatus 206 includes two sputtering chambers, a sputtering chamber 213A for forming the first gate insulating film 14A and a sputtering chamber 213B for forming the second gate insulating film 14B. The sputtering chamber 213A has a sputtering cathode Tg1 for forming the first gate insulating film 14A, and the sputtering chamber 213B has a sputtering cathode Tg2 for forming the second gate insulating film 14B. Yes. A sputtering chamber for forming the IGZO film 15F constituting the active layer and the first and second insulating films 16A and 16B constituting the stopper layer 16 is constituted by a common sputtering chamber 214.

  Similarly, the vacuum processing apparatuses 207 and 208 shown in FIGS. 10B and 10C are also configured by a single wafer type (cluster type) vacuum processing apparatus. The vacuum processing apparatus 207 includes a first sputtering chamber 213 for forming the first and second gate insulating films 14A and 14B constituting the gate insulating film 14, and an IGZO film 15F constituting the active layer 15. A second sputtering chamber 214A for forming a film and a third sputtering chamber 214B for forming first and second insulating films 16A and 16B constituting the stopper layer 16 are provided. The vacuum processing apparatus 208 includes a first sputtering chamber 213A for forming the first gate insulating film 14A, a second sputtering chamber 213B for forming the second gate insulating film 14B, and an IGZO film. A third sputtering chamber 214A for depositing 15F, a fourth sputtering chamber 214B for depositing the first insulating film 16A, and a fifth for depositing the second insulating film 16B. And a sputter chamber 214C.

  Also in the present embodiment, the stopper layer forming film 16F can be formed after the IGZO film 15F is formed without exposing the IGZO film 15F to the atmosphere, as in the first and second embodiments described above. It becomes. Thereby, it is possible to prevent film quality deterioration due to adhesion of moisture and impurities in the atmosphere to the surface of the IGZO film 15F. Further, since the stopper layer forming film 16F can be continuously formed after the IGZO film 15F is formed, the process time required for forming the stopper layer forming film 16F can be shortened, and the productivity is improved. be able to.

  Further, according to the vacuum processing apparatus 208, the gate insulating film 14 is formed by the sputtering method, so that a source gas introduction system and exhaust gas detoxification equipment required for the CVD process become unnecessary. . This makes it possible to reduce equipment costs and clean the process.

<Fourth embodiment>
FIGS. 11A, 11B, and 11C are schematic configuration diagrams of a field-effect transistor manufacturing apparatus according to the fourth embodiment of the present invention. In the present embodiment, an example in which the manufacturing apparatus is configured by an inline vacuum processing apparatus will be described.

  The vacuum processing apparatus may be a horizontal type that conveys the substrate in a horizontal position or a vertical type that conveys the substrate in a substantially upright position. When the substrate (base material) size is large, the vertical type is advantageous in that the installation area can be reduced. Further, the film formation on the substrate 10 may be a passing film formation in which the substrate is transported in the process chamber, or a stationary film formation (stop formation) in which the substrate is stationary in the process chamber. Any type of film) may be employed.

  A vacuum treatment apparatus 301 illustrated in FIG. 11A includes a load chamber 311, a first heating chamber 312, a CVD chamber 313, a buffer chamber 314, a first sputtering chamber 315, a second heating chamber 316, and a second sputtering. A chamber 317 and an unload chamber 318 are provided. Although not shown, the vacuum processing apparatus 301 is provided with a transport mechanism for transporting the base material 10 to each processing chamber. The transport mechanism moves the base material 10 from the load chamber 311 toward the unload chamber 318. Transport to each processing chamber. A valve mechanism such as a gate valve is interposed between adjacent processing chambers, not shown, and a gate necessary for transporting the substrate is opened. Each processing chamber is maintained at a predetermined degree of vacuum, and the transfer of the base material 10 between the processing chambers 311 to 318 is performed in a vacuum atmosphere.

  Typically, the base material 10 (see FIG. 1F) on which the gate electrode 11 is formed is carried into the load chamber 311. The base material 10 carried into the load chamber 311 is transported to the first heating chamber 312. In the first heating chamber 312, the base material 10 is subjected to heat treatment, and moisture or the like adhering to or adsorbed on the surface is removed. After heating, the base material 10 is transferred to the CVD chamber 313, and the gate insulating film 14 is formed in the CVD chamber 313 (FIG. 2A). After the gate insulating film 14 is formed, the substrate 10 is transferred to the first sputtering chamber 314 through the buffer chamber 314, and the IGZO film 15F is formed in the first sputtering chamber 314. After the formation of the IGZO film 15F, the base material 10 is transferred to the second heating chamber 316, and in the second heating chamber 316, heat treatment for imparting predetermined transistor characteristics to the IGZO film 15F is performed. After heating, the substrate 10 is transferred to the second sputtering chamber 317, and a stopper layer forming film 16F is formed in the second sputtering chamber 317 (FIG. 2B). After the formation of the stopper layer forming film 16F, the base material 10 is transferred to the unload chamber 318 and carried out of the vacuum processing apparatus 301.

  The buffer chamber 314 is installed for the purpose of ensuring atmosphere insulation between the CVD chamber 313 and the first sputtering chamber 315. That is, in general, the CVD chamber is processed under a lower vacuum than the sputtering chamber, and the atmospheric gas is different. For this reason, when the CVD chamber and the sputtering chamber are disposed adjacent to each other in an in-line vacuum processing apparatus, the atmosphere in the CVD chamber flows out into the sputtering chamber, thereby contaminating the sputtering chamber. In order to prevent this, a buffer chamber maintained at a higher degree of vacuum than these processing chambers is interposed between the CVD chamber and the sputtering chamber to prevent crosstalk of the atmosphere between the CVD chamber and the sputtering chamber. Yes.

  In the vacuum processing apparatus 302 shown in FIG. 11B, the stopper layer 16 has a two-layer structure of the first insulating film 16A and the second insulating film 16B, and the transistor according to the second embodiment described above. It is used for manufacturing the element 101 (FIG. 7). That is, the vacuum processing apparatus 302 includes a sputtering chamber 317A for forming the first insulating film 16A and a sputtering chamber 317B for forming the second insulating film 16B.

  In the vacuum processing apparatus 303 shown in FIG. 11C, the gate insulating film 14 has a two-layer structure of a first gate insulating film 14A and a second gate insulating film 14B, and the stopper layer 16 has a first insulating film. The transistor element 102 (FIG. 9) according to the third embodiment described above, which has a two-layer structure of 16A and the second insulating film 16B, is used. That is, the vacuum processing apparatus 303 includes a sputtering chamber 313A for forming the first gate insulating film 14A, a sputter material 313B for forming the second gate insulating film 14A, and the first insulating film 16A. A sputtering chamber 317A for forming a second insulating film 16B and a sputtering chamber 317B for forming a second insulating film 16B.

  Also in the present embodiment, the stopper layer forming film 16F can be formed after the IGZO film 15F is formed without exposing the IGZO film 15F to the atmosphere, as in the first and second embodiments described above. It becomes. Thereby, it is possible to prevent film quality deterioration due to adhesion of moisture and impurities in the atmosphere to the surface of the IGZO film 15F. Further, since the stopper layer forming film 16F can be continuously formed after the IGZO film 15F is formed, the process time required for forming the stopper layer forming film 16F can be shortened, and the productivity is improved. be able to.

  Further, according to the vacuum processing apparatus 303, since the gate insulating film 14 is formed by the sputtering method, the introduction system of the source gas and the exhaust gas removal equipment required for the CVD process become unnecessary. . This makes it possible to reduce equipment costs and clean the process. Furthermore, since the gate insulating film 14 is formed by the sputtering method, it is not necessary to install a buffer chamber between the sputtering chamber for forming the active layer.

  The embodiment of the present invention has been described above. Of course, the present invention is not limited to this, and various modifications can be made based on the technical idea of the present invention.

  For example, in the above embodiment, the method for manufacturing a bottom gate type field effect transistor has been described as an example. However, the present invention is not limited to this, and the present invention can be applied to a method for manufacturing a top gate type field effect transistor. It is.

  In the third and fourth embodiments described above, the example in which the first gate insulating film 14A and the second gate insulating film 14B constituting the gate insulating film 14 are formed by the sputtering method has been described. However, the present invention is not limited to this, and at least one of the first and second gate insulating films 14A and 14B may be formed by a CVD method.

  Furthermore, the gate insulating film 14 is not limited to an example composed of a single layer film of a silicon oxide film or a silicon nitride film. For example, the gate insulating film can be composed of a laminated film of a silicon oxide film and a silicon nitride film. is there.

DESCRIPTION OF SYMBOLS 10 ... Base material 11 ... Gate electrode 14 ... Gate insulating film 14A ... 1st gate insulating film 14B ... 2nd gate insulating film 15 ... Active layer 15F ... IGZO film 16 ... Stopper layer 16A ... 1st insulating film 16B ... Second insulating film 16F ... stopper layer forming film 17 (17S, 17D) ... source / drain electrodes 100, 101, 102 ... transistor elements (field effect transistors)
201-208, 301-303 ... Vacuum processing apparatus

Claims (11)

  1. On the heated substrate, an active layer having an In-Ga-Zn-O-based composition in an oxygen gas atmosphere is formed by a reactive sputtering method,
    A stacked structure of a silicon oxide film or a silicon nitride film and a metal oxide film is formed on the active layer by a sputtering method, and the stacked structure is etched and patterned into a predetermined shape so that an etchant for the active layer is removed. Forming a stopper layer protecting the channel region of the active layer;
    Forming a metal film covering the active layer and the stopper layer, forming a resist mask having an opening on the stopper layer on the metal film, and wet etching the metal film using the resist mask as a mask; Forming a source electrode and a drain electrode in a shape exposing the stopper layer on the channel region;
    A method of manufacturing a field effect transistor, wherein the active layer is etched using the stopper layer and the resist mask as a mask.
  2. It is a manufacturing method of the field effect type transistor according to claim 1,
    The step of forming the stopper layer is a method of manufacturing a field effect transistor, wherein after forming the active layer, the stopper layer is continuously formed in a film forming chamber for the active layer.
  3. It is a manufacturing method of the field effect type transistor according to claim 1,
    The step of forming the stopper layer includes
    Forming a first insulating film made of a silicon oxide film or a silicon nitride film on the active layer by a sputtering method;
    Forming a second insulating film made of a metal oxide film on the first insulating film by a sputtering method.
  4. It is a manufacturing method of the field effect type transistor according to claim 1,
    The step of forming the stopper layer includes
    Forming a first insulating film made of a metal oxide film on the active layer by a sputtering method;
    Forming a second insulating film made of a silicon oxide film or a silicon nitride film on the first insulating film by a sputtering method.
  5. It is a manufacturing method of the field effect type transistor according to claim 1,
    The step of forming the stopper layer is a method of manufacturing a field effect transistor in which the silicon oxide film or the silicon nitride film and the metal oxide film are continuously formed in the same chamber.
  6. It is a manufacturing method of the field effect type transistor according to claim 5,
    The step of forming the stopper layer is a method of manufacturing a field effect transistor, wherein after forming the active layer, the stopper layer is continuously formed in a film forming chamber for the active layer.
  7. It is a manufacturing method of the field effect type transistor according to claim 1,
    The substrate includes a gate electrode;
    A method of manufacturing a field effect transistor, further comprising forming a gate insulating film covering the gate electrode before forming the active layer.
  8. It is a manufacturing method of the field effect transistor according to claim 7,
    The step of forming the gate insulating film includes forming the gate insulating film by a sputtering method.
  9. It is a manufacturing method of the field effect transistor according to claim 7,
    The step of forming the gate insulating film includes:
    Forming a first gate insulating film made of a metal oxide film on the gate electrode;
    Forming a second gate insulating film made of a silicon oxide film or a silicon nitride film on the first gate insulating film.
  10. It is a manufacturing method of the field effect transistor according to claim 7,
    The step of forming the gate insulating film includes:
    Forming a first gate insulating film made of a silicon oxide film or a silicon nitride film on the gate electrode;
    Forming a second gate insulating film made of a metal oxide film on the first gate insulating film.
  11. The method of manufacturing a field effect transistor according to claim 1, further comprising:
    A method for manufacturing a field effect transistor, comprising forming a protective film covering the active layer , the stopper layer, and the source and drain electrodes .
JP2010526734A 2008-08-29 2009-08-26 Method for manufacturing field effect transistor Active JP5417332B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2008222233 2008-08-29
JP2008222233 2008-08-29
JP2010526734A JP5417332B2 (en) 2008-08-29 2009-08-26 Method for manufacturing field effect transistor
PCT/JP2009/064842 WO2010024279A1 (en) 2008-08-29 2009-08-26 Method and device for manufacturing field-effect transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010526734A JP5417332B2 (en) 2008-08-29 2009-08-26 Method for manufacturing field effect transistor

Publications (2)

Publication Number Publication Date
JPWO2010024279A1 JPWO2010024279A1 (en) 2012-01-26
JP5417332B2 true JP5417332B2 (en) 2014-02-12

Family

ID=41721446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010526734A Active JP5417332B2 (en) 2008-08-29 2009-08-26 Method for manufacturing field effect transistor

Country Status (5)

Country Link
JP (1) JP5417332B2 (en)
KR (2) KR20110028393A (en)
CN (1) CN102165570A (en)
TW (1) TWI514478B (en)
WO (1) WO2010024279A1 (en)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011135987A1 (en) 2010-04-28 2011-11-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP5557595B2 (en) * 2010-05-14 2014-07-23 富士フイルム株式会社 Electronic device manufacturing method, thin film transistor, electro-optical device, and sensor
KR101293130B1 (en) 2010-05-28 2013-08-12 엘지디스플레이 주식회사 Array substrate and method of fabricating the same
JP2011249674A (en) * 2010-05-28 2011-12-08 Fujifilm Corp Thin-film transistor and method of manufacturing the same
KR101862808B1 (en) 2010-06-18 2018-05-30 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device
CN102403225B (en) * 2010-09-07 2013-08-14 无锡华润上华半导体有限公司 Manufacturing method and device of channel double-diffusion metal oxide semiconductor
JP5782695B2 (en) * 2010-09-29 2015-09-24 凸版印刷株式会社 Thin film transistor, image display device including thin film transistor, method for manufacturing thin film transistor, and method for manufacturing image display device
JP5668917B2 (en) 2010-11-05 2015-02-12 ソニー株式会社 Thin film transistor and manufacturing method thereof
JP5766467B2 (en) 2011-03-02 2015-08-19 株式会社東芝 Thin film transistor, manufacturing method thereof, and display device
KR20130087354A (en) 2012-01-27 2013-08-06 주식회사 유피케미칼 Indium-containing oxide film and producing method thereof
CN102646717B (en) * 2012-02-29 2015-01-21 京东方科技集团股份有限公司 Array substrate, manufacturing method thereof and display device
TWI600157B (en) * 2012-11-16 2017-09-21 Semiconductor Energy Lab The semiconductor device
CN103000694B (en) * 2012-12-13 2015-08-19 京东方科技集团股份有限公司 A thin film transistor and a manufacturing method of an array substrate and a display device
CN105514127A (en) * 2016-02-25 2016-04-20 昆山龙腾光电有限公司 Oxide thin-film transistor array substrate, production method thereof and liquid crystal display panel
CN107564809A (en) * 2017-08-04 2018-01-09 深圳市华星光电半导体显示技术有限公司 Etching solution for IGZO film and etching method thereof

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01125978A (en) * 1987-11-11 1989-05-18 Hitachi Ltd Manufacture of thin film transistor
JPH03148136A (en) * 1989-11-02 1991-06-24 Matsushita Electric Ind Co Ltd Semiconductor element and manufacture thereof
JPH03265141A (en) * 1990-03-14 1991-11-26 Fujitsu Ltd Manufacture of thin film transistor
JPH04177736A (en) * 1990-11-09 1992-06-24 Semiconductor Energy Lab Co Ltd Manufacture of insulated gate type semiconductor device
JPH05160152A (en) * 1991-12-05 1993-06-25 Fujitsu Ltd Manufacture of film transistor
JPH06188422A (en) * 1992-12-18 1994-07-08 Fuji Xerox Co Ltd Thin-film transistor
JP2001257350A (en) * 2000-03-08 2001-09-21 Semiconductor Energy Lab Co Ltd Semiconductor device and its preparation method
JP2005285890A (en) * 2004-03-29 2005-10-13 Casio Comput Co Ltd Zinc oxide processing method
JP2007073559A (en) * 2005-09-02 2007-03-22 Casio Comput Co Ltd Method of manufacturing thin-film transistor
JP2007220818A (en) * 2006-02-15 2007-08-30 Casio Comput Co Ltd Thin-film transistor and manufacturing method thereof
JP2008166716A (en) * 2006-12-05 2008-07-17 Canon Inc Bottom gate type thin film transistor, manufacturing method of the same, and display device
JP2008172243A (en) * 2007-01-09 2008-07-24 Korea Electronics Telecommun Method of manufacturing p-type zno semiconductor film utilizing atom layer deposition method, and thin-film transistor including zno semiconductor manufactured by the same

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3429957B2 (en) * 1996-08-28 2003-07-28 松下電器産業株式会社 Sputtering method and apparatus
JP2007073705A (en) 2005-09-06 2007-03-22 Canon Inc Oxide-semiconductor channel film transistor and its method of manufacturing same
JP5064747B2 (en) 2005-09-29 2012-10-31 株式会社半導体エネルギー研究所 Semiconductor device, electrophoretic display device, display module, electronic device, and method for manufacturing semiconductor device
JP5198066B2 (en) * 2005-10-05 2013-05-15 出光興産株式会社 TFT substrate and manufacturing method of TFT substrate
JP4609797B2 (en) * 2006-08-09 2011-01-12 Nec液晶テクノロジー株式会社 Thin film device and manufacturing method thereof

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01125978A (en) * 1987-11-11 1989-05-18 Hitachi Ltd Manufacture of thin film transistor
JPH03148136A (en) * 1989-11-02 1991-06-24 Matsushita Electric Ind Co Ltd Semiconductor element and manufacture thereof
JPH03265141A (en) * 1990-03-14 1991-11-26 Fujitsu Ltd Manufacture of thin film transistor
JPH04177736A (en) * 1990-11-09 1992-06-24 Semiconductor Energy Lab Co Ltd Manufacture of insulated gate type semiconductor device
JPH05160152A (en) * 1991-12-05 1993-06-25 Fujitsu Ltd Manufacture of film transistor
JPH06188422A (en) * 1992-12-18 1994-07-08 Fuji Xerox Co Ltd Thin-film transistor
JP2001257350A (en) * 2000-03-08 2001-09-21 Semiconductor Energy Lab Co Ltd Semiconductor device and its preparation method
JP2005285890A (en) * 2004-03-29 2005-10-13 Casio Comput Co Ltd Zinc oxide processing method
JP2007073559A (en) * 2005-09-02 2007-03-22 Casio Comput Co Ltd Method of manufacturing thin-film transistor
JP2007220818A (en) * 2006-02-15 2007-08-30 Casio Comput Co Ltd Thin-film transistor and manufacturing method thereof
JP2008166716A (en) * 2006-12-05 2008-07-17 Canon Inc Bottom gate type thin film transistor, manufacturing method of the same, and display device
JP2008172243A (en) * 2007-01-09 2008-07-24 Korea Electronics Telecommun Method of manufacturing p-type zno semiconductor film utilizing atom layer deposition method, and thin-film transistor including zno semiconductor manufactured by the same

Also Published As

Publication number Publication date
CN102165570A (en) 2011-08-24
TWI514478B (en) 2015-12-21
KR20130029454A (en) 2013-03-22
JPWO2010024279A1 (en) 2012-01-26
WO2010024279A1 (en) 2010-03-04
KR20110028393A (en) 2011-03-17
TW201017774A (en) 2010-05-01
KR101273143B1 (en) 2013-06-17

Similar Documents

Publication Publication Date Title
JP5015473B2 (en) Thin film transistor array and manufacturing method thereof
US5372958A (en) Process for fabricating a thin film semiconductor device
JP5969995B2 (en) Method for manufacturing oxide thin film transistor array
JP5128792B2 (en) Thin film transistor manufacturing method
JP5537787B2 (en) Method for manufacturing semiconductor device
US8435843B2 (en) Treatment of gate dielectric for making high performance metal oxide and metal oxynitride thin film transistors
US20140374753A1 (en) Thin film transistor, method for manufacturing same, display device, and method for manufacturing same
KR20100032833A (en) Thin film transistor and method of manufacturing thin film transistor
JP5015470B2 (en) Thin film transistor and manufacturing method thereof
US8207531B2 (en) Thin film transistor, display device using thin film transistor, and production method of thin film transistor
KR101410926B1 (en) Thin film transistor and method for forming the same
TWI623104B (en) Semiconductor device and method for manufacturing the same
JP5584960B2 (en) Thin film transistor and display device
KR101509663B1 (en) Method of forming oxide semiconductor layer and method of manufacturing semiconductor device using the same
KR101413655B1 (en) Fabrication method of oxide semiconductor thin film transistor
US9530872B2 (en) Semiconductor element and method for manufacturing the same
US8143093B2 (en) Process to make metal oxide thin film transistor array with etch stopping layer
KR20080094300A (en) Thin film transistor and method of manufacturing the same and flat panel display comprising the same
US9142573B1 (en) Thin film transistor substrate and method for producing same
US20140264321A1 (en) Method of Fabricating IGZO by Sputtering in Oxidizing Gas
JP5889791B2 (en) Method of manufacturing metal oxide or metal oxynitride TFT using wet process for source / drain metal etching
JP2008042088A (en) Thin film device, and its manufacturing method
KR20080066678A (en) Semiconductor device including an oxide semiconductor thin film layer of zinc oxide and manufacturing method thereof
JP5099740B2 (en) Thin film transistor
JP2007220818A (en) Thin-film transistor and manufacturing method thereof

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121023

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121217

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130402

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130529

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131105

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131118

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250