JP5390967B2 - プロセッサシステム及びその制御方法 - Google Patents

プロセッサシステム及びその制御方法 Download PDF

Info

Publication number
JP5390967B2
JP5390967B2 JP2009161239A JP2009161239A JP5390967B2 JP 5390967 B2 JP5390967 B2 JP 5390967B2 JP 2009161239 A JP2009161239 A JP 2009161239A JP 2009161239 A JP2009161239 A JP 2009161239A JP 5390967 B2 JP5390967 B2 JP 5390967B2
Authority
JP
Japan
Prior art keywords
processor
memory
communication
memory controller
main processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009161239A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011018138A (ja
JP2011018138A5 (enrdf_load_stackoverflow
Inventor
哲也 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2009161239A priority Critical patent/JP5390967B2/ja
Publication of JP2011018138A publication Critical patent/JP2011018138A/ja
Publication of JP2011018138A5 publication Critical patent/JP2011018138A5/ja
Application granted granted Critical
Publication of JP5390967B2 publication Critical patent/JP5390967B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Memory System (AREA)
  • Power Sources (AREA)
JP2009161239A 2009-07-07 2009-07-07 プロセッサシステム及びその制御方法 Expired - Fee Related JP5390967B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009161239A JP5390967B2 (ja) 2009-07-07 2009-07-07 プロセッサシステム及びその制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009161239A JP5390967B2 (ja) 2009-07-07 2009-07-07 プロセッサシステム及びその制御方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2013213219A Division JP5715670B2 (ja) 2013-10-10 2013-10-10 通信装置

Publications (3)

Publication Number Publication Date
JP2011018138A JP2011018138A (ja) 2011-01-27
JP2011018138A5 JP2011018138A5 (enrdf_load_stackoverflow) 2012-08-16
JP5390967B2 true JP5390967B2 (ja) 2014-01-15

Family

ID=43595893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009161239A Expired - Fee Related JP5390967B2 (ja) 2009-07-07 2009-07-07 プロセッサシステム及びその制御方法

Country Status (1)

Country Link
JP (1) JP5390967B2 (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6038699B2 (ja) 2013-03-22 2016-12-07 シャープ株式会社 電子機器

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02257249A (ja) * 1989-02-01 1990-10-18 Nec Corp 情報処理システム
JPH11161778A (ja) * 1997-11-26 1999-06-18 Ricoh Co Ltd デジタル画像処理システム
JP2002229692A (ja) * 2001-02-06 2002-08-16 Canon Inc 情報処理装置
JP4773693B2 (ja) * 2004-06-07 2011-09-14 キヤノン株式会社 メモリ制御システム
US7613941B2 (en) * 2005-12-29 2009-11-03 Intel Corporation Mechanism for self refresh during advanced configuration and power interface (ACPI) standard C0 power state

Also Published As

Publication number Publication date
JP2011018138A (ja) 2011-01-27

Similar Documents

Publication Publication Date Title
JP6321807B2 (ja) 車両のための制御装置
JP4715801B2 (ja) メモリアクセス制御装置
JPWO2008087779A1 (ja) アレイ型プロセッサおよびデータ処理システム
JP2019522257A (ja) 低電力メモリのスロットリング
US20140344512A1 (en) Data Processing Apparatus and Memory Apparatus
KR101380364B1 (ko) 적어도 하나의 ｄｍａ 주변장치 및 직각위상 클록으로 동작하는 ｃｐｕ 사이의 싱글 포트 ｓｒａｍ의 대역폭 공유
JP5715670B2 (ja) 通信装置
JP2006268801A (ja) メモリアクセス制御回路
JP6546479B2 (ja) 情報処理装置
JP5390967B2 (ja) プロセッサシステム及びその制御方法
JP2022127418A (ja) 制御装置、方法、プログラム、及び車両
JP2009116702A (ja) 半導体集積回路
JP2015014962A (ja) 演算装置、演算方法、及びプログラム
JP5783348B2 (ja) 制御装置、制御プログラム、画像形成装置
JP2013008198A (ja) 画像処理装置、画像処理制御方法及び画像処理制御プログラム
JP4642531B2 (ja) データ要求のアービトレーション
JP2015194918A (ja) データ転送制御装置及びメモリ内蔵装置
JP2012084123A (ja) メモリ制御装置、メモリ制御方法
JP4693843B2 (ja) メモリ制御装置及びメモリ制御方法
JP2007172112A (ja) メモリコントローラ
US10025730B2 (en) Register device and method for software programming
JP6416488B2 (ja) 半導体装置
JP2005107873A (ja) 半導体集積回路
JP2006293950A (ja) プロセッサ制御装置
WO2011030498A1 (ja) データ処理装置及びデータ処理方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120629

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120629

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130807

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130812

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130823

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130913

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131011

R151 Written notification of patent or utility model registration

Ref document number: 5390967

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

LAPS Cancellation because of no payment of annual fees