JP5255801B2 - 半導体装置の作製方法 - Google Patents

半導体装置の作製方法 Download PDF

Info

Publication number
JP5255801B2
JP5255801B2 JP2007232503A JP2007232503A JP5255801B2 JP 5255801 B2 JP5255801 B2 JP 5255801B2 JP 2007232503 A JP2007232503 A JP 2007232503A JP 2007232503 A JP2007232503 A JP 2007232503A JP 5255801 B2 JP5255801 B2 JP 5255801B2
Authority
JP
Japan
Prior art keywords
semiconductor film
semiconductor
film
substrate
tray
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007232503A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009065015A5 (enExample
JP2009065015A (ja
Inventor
舜平 山崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2007232503A priority Critical patent/JP5255801B2/ja
Publication of JP2009065015A publication Critical patent/JP2009065015A/ja
Publication of JP2009065015A5 publication Critical patent/JP2009065015A5/ja
Application granted granted Critical
Publication of JP5255801B2 publication Critical patent/JP5255801B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Liquid Crystal (AREA)
  • Electroluminescent Light Sources (AREA)
  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
JP2007232503A 2007-09-07 2007-09-07 半導体装置の作製方法 Expired - Fee Related JP5255801B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007232503A JP5255801B2 (ja) 2007-09-07 2007-09-07 半導体装置の作製方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007232503A JP5255801B2 (ja) 2007-09-07 2007-09-07 半導体装置の作製方法

Publications (3)

Publication Number Publication Date
JP2009065015A JP2009065015A (ja) 2009-03-26
JP2009065015A5 JP2009065015A5 (enExample) 2010-09-30
JP5255801B2 true JP5255801B2 (ja) 2013-08-07

Family

ID=40559327

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007232503A Expired - Fee Related JP5255801B2 (ja) 2007-09-07 2007-09-07 半導体装置の作製方法

Country Status (1)

Country Link
JP (1) JP5255801B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0819449D0 (en) * 2008-10-23 2008-12-03 Cambridge Display Tech Ltd Display drivers
JP5619474B2 (ja) * 2009-05-26 2014-11-05 株式会社半導体エネルギー研究所 Ｓｏｉ基板の作製方法
KR101883236B1 (ko) * 2010-06-11 2018-08-01 크로스바, 인크. 메모리 디바이스를 위한 필러 구조 및 방법
US20250248067A1 (en) * 2023-08-28 2025-07-31 Boe Technology Group Co., Ltd. Switch structure, method for preparing same, and rf chip

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000012864A (ja) * 1998-06-22 2000-01-14 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
US6468923B1 (en) * 1999-03-26 2002-10-22 Canon Kabushiki Kaisha Method of producing semiconductor member
JP3771084B2 (ja) * 1999-04-30 2006-04-26 Ｎｅｃエレクトロニクス株式会社 半導体集積回路装置用トレイ
JP4378672B2 (ja) * 2002-09-03 2009-12-09 セイコーエプソン株式会社 回路基板の製造方法
JP4163478B2 (ja) * 2002-09-25 2008-10-08 トッパン・フォームズ株式会社 チップ反転装置
JP4299721B2 (ja) * 2003-12-09 2009-07-22 株式会社ルネサステクノロジ 半導体装置の搬送方法および半導体装置の製造方法
JP4838504B2 (ja) * 2004-09-08 2011-12-14 キヤノン株式会社 半導体装置の製造方法
JP4687366B2 (ja) * 2005-10-12 2011-05-25 セイコーエプソン株式会社 半導体チップ収容トレイ及び半導体チップの搬送方法
US7696574B2 (en) * 2005-10-26 2010-04-13 International Business Machines Corporation Semiconductor substrate with multiple crystallographic orientations

Also Published As

Publication number Publication date
JP2009065015A (ja) 2009-03-26

Similar Documents

Publication Publication Date Title
JP5460984B2 (ja) 半導体装置の作製方法
JP5268305B2 (ja) 半導体装置の作製方法
JP5205012B2 (ja) 表示装置及び当該表示装置を具備する電子機器
JP5294724B2 (ja) 半導体装置の作製方法
US8912624B2 (en) Semiconductor substrate and method for manufacturing the same
JP5507063B2 (ja) 半導体装置の作製方法
JP5250228B2 (ja) 半導体装置の作製方法
JP5728049B2 (ja) 半導体装置
JP5619474B2 (ja) Ｓｏｉ基板の作製方法
JP2009111375A (ja) 半導体装置の作製方法
JP5255801B2 (ja) 半導体装置の作製方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100816

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100816

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121204

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121218

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130416

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130422

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160426

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees