JP5207404B2 - 半導体装置及びその製造方法 - Google Patents

半導体装置及びその製造方法 Download PDF

Info

Publication number
JP5207404B2
JP5207404B2 JP2009295970A JP2009295970A JP5207404B2 JP 5207404 B2 JP5207404 B2 JP 5207404B2 JP 2009295970 A JP2009295970 A JP 2009295970A JP 2009295970 A JP2009295970 A JP 2009295970A JP 5207404 B2 JP5207404 B2 JP 5207404B2
Authority
JP
Japan
Prior art keywords
metal
electrode
oxide film
semiconductor device
minute
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009295970A
Other languages
English (en)
Other versions
JP2010171421A (ja
Inventor
豊群 郎
林  祐輔
博 仲川
昌宏 青柳
弘通 大橋
浩 山口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
National Institute of Advanced Industrial Science and Technology AIST
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Institute of Advanced Industrial Science and Technology AIST filed Critical National Institute of Advanced Industrial Science and Technology AIST
Priority to JP2009295970A priority Critical patent/JP5207404B2/ja
Publication of JP2010171421A publication Critical patent/JP2010171421A/ja
Application granted granted Critical
Publication of JP5207404B2 publication Critical patent/JP5207404B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01018Argon [Ar]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0103Zinc [Zn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)

Description

本発明は、半導体チップ上にAl電極を具備した半導体装置(半導体デバイス)及びその製造方法に関する。
電力制御やエネルギー変換等を行うパワーエレクトロニクス用のパワー素子として、たとえば図1に例示したように、半導体チップ1上にTi/W等の接合金属3を介して”表面”電極としてのAl電極4を作製したものが知られている。Al電極4に使われるAl金属は、低電気抵抗、高性能、AlとAuワイヤボンドが可能、及び低コストという優れた性能を有している。Al電極4の作製については、一般的に、真空中においてスパッタリング又は蒸着により、Si、SiC又はGaN等の半導体ウェハにTi/W、Crなどの接合・拡散バリヤ層を作製し、その上にスパッタリング又は蒸着方法によりAl電極4を作製する(非特許文献1、2参照)。一方、スパッタリング又は蒸着により、チップの”裏面”つまりダイボンド面には、Ni/Ag電極2が作製される。
Al金属4は酸素との親和力が非常に高いので、常温でも空気中に曝露されると、たとえば図2aに例示したようにその表面に薄いAl酸化皮膜5が自然的に生成する。このAl酸化皮膜5は絶縁体であり、導電性がほぼない。そこで、たとえば図2bに例示したように、超音波又は熱圧接によりこのAl酸化皮膜5を破り、Al又はAuワイヤ6をその下のAl電極4(Al金属)と接合させて、導電性を得る。しかし、このAl酸化皮膜5ははんだとの濡れ性が不良で、ワイヤボンディングは可能であっても、はんだ接合は不可能である(非特許文献3参照)。
そこで、従来、たとえば図3に例示したように、Ar等を用いたスパッタリングによりAl酸化皮膜5を除去し、半田付け性を持つTiN,NiCr等の金属を拡散バリヤ層7として蒸着する方法が採用されている。拡散バリヤ層7の上にはさらにAu酸化防止層8が形成される。
また、たとえば図4に例示したように、亜鉛置換処理および無電解Ni(P)めっきによる方法も知られている。亜鉛置換処理では、Al酸化皮膜5がなくなり、Al電極4の表面に多くのZn粒子9が析出する。無電解Ni(P)めっきでは、Ni(P)層が析出する。
しかしながら、これら従来の方法で処理したAl電極4は直接はんだ付けできるが、Alワイヤボンディングは困難である。そして、両方とも電極処理のプロセスが複雑になり、コストも上がる(非特許文献3−6参照)。
Randall Kirschman, "High-Temperature Electronics", IEEE Press, NY, 1999, pp.734,740. Jau-Jiun Chen, Soohhwan Jang, and F. Ren.et.al, "Comparison of Ti/Al/Pt/Au and Ti/Au/ Ohmic Contacts n-type ZnCdO", Appl. Phys.Lett. 88 012109 (2006). J. H. Lau,"Flip Chip Technologies", McGraw-Hill, NY, 1995, pp.226. John H. Lau, C. P. Wong, "Electronics Manufacturing with Lead-Free, Halogen-Free, and Conductive-Adhesive Materials", McGraw-Hill, NY, 2003, pp2.1-2.6. Haijing Lu, Cheah Li Kang, Stephen C K Wong and Hao Gong,"Evaluation of Commercial Electroless Nickel Chemical for a Low Cost Wafer Bumping Process", Semicond. Sci. Technol. 17 (2002) 911-917. 牧野 豊、渡辺 英二、児玉 邦夫、水越 正孝、山田 光孝、"無電解NiめっきUBM形成と実用性に関する検討"、第10回マイクロエレクトロニクスシンポジウム(MES’98)Dec. 1998、埼玉県大宮市。
そこで、以上のとおりの事情に鑑み、本発明は、はんだ直接付けとワイヤボンディングとを両立できるアルミ電極を半導体チップ上に具備した半導体装置(半導体デバイス)を提供することを課題としている。
上記課題を解決すべく、本発明の半導体装置は、半導体チップに設けられたAl電極上のAl酸化皮膜に、該皮膜を貫通してAl電極に届く微小金属を備えたことを特徴とする。
また、Al酸化皮膜に形成された貫通孔に微小金属が設けられていること、微小金属がAl電極を貫通すること、微小金属が、Al電極を貫通し、さらに半導体チップとAl電極との間に介在する接合金属を貫通すること、微小金属が、Al電極を貫通し、さらに半導体チップとAl電極との間に介在する接合金属を貫通し、そして半導体チップを貫通すること、微小金属が、不動態皮膜生成し難く、かつはんだと濡れ性がある金属であること、微小金属が、Au、Ag、Pt、Pd、またはNiであることなどを特徴とする。
また、本発明の半導体装置の製造方法は、半導体チップに設けられたAl電極上のAl酸化皮膜に、該皮膜を貫通してAl電極に届く微小金属を形成することを特徴とする。
また、Al酸化皮膜に貫通孔を形成し、該貫通孔に微小金属を設けること、微小金属を含むAl酸化皮膜の表面にはんだを塗布すること、Al酸化皮膜の貫通孔にワイヤ形状の金属を埋め込むことにより、微小金属を形成すると同時にワイヤボンディングを行うことなどを特徴とする。
従来の半導体装置の一例を示した図。 従来の半導体装置の一例を示した図。 従来のはんだ付けのための電極処理の一例について説明する図。 従来のはんだ付けのための電極処理の一例について説明する図。 本発明による半導体装置の一例を示した図。 本発明によるはんだ付けの一例について説明する図。 図6に続くはんだ付けの一例について説明する図。 微小金属の各種形態を示した図。 微小金属の作製方法の一例について説明する図。 図9に続く微小金属の作製方法の一例について説明する図。 図10に続く微小金属の作製方法の一例について説明する図。 微小金属の作製方法の一例について説明する図。 Al電極へのワイヤボンディングの一例について説明する図。
以下、本発明の実施の形態について図面を参照して説明する。
図5は、本発明による一実施形態を示したものである。この実施形態では、Al電極4上に生成したAl酸化皮膜5の適当な箇所に、該皮膜を貫通してAl電極4まで届く微小金属11を形成させており、この微小金属11の存在により、後述するはんだ直接付け及びワイヤボンディングの両立が可能になる。すなわち、はんだ直接付け用のAl電極4、ワイヤボンディング用のAl電極4を別々に用意する必要がなく、酸化物貫通微小金属11を具備した一種類のAl電極4をはんだ直接付け及びワイヤボンディング両用とすることができる。
図6および図7は、上記微小金属11の存在により可能となるはんだ直接付けについて説明する図である。微小金属11が形成されたAl電極4の表面全体にはんだ12を塗布し、リフローすると、はんだ12が微小金属11と反応して(図中13は微小金属原子)、さらにAl電極4のAlとも反応する(図6参照)。はんだ13とAl原子14との反応に伴い、Al酸化皮膜5が破壊されて、はんだ13が徐々に周囲へ広がっていく(図7参照)。この広がり速度は、リフロー温度が高いほど、またはんだ量が多くほど、早くなる。これにより、Al電極4へのはんだ直接付けが実現し、たとえば半導体チップ1上に、セラミックス基板の表裏面に銅板が張り合わされたDBC基板15を良好にはんだ接合することができるようになる。
微小金属11については、図8に例示したように、様々な形状や貫通方法がある。たとえば、左枠内に例示したように、微小金属11を、Al酸化皮膜5に設けられた貫通孔16内にてAl酸化皮膜5の表面と面一となるように埋める形態(上段図)、貫通孔16内のある程度の高さまで埋め込む形態(中段図)、逆にAl酸化皮膜5の表面から突出するように形成される形態(下段図)が考えられる。これらの形態では、微小金属11の直径は貫通孔16の直径と等しくなるように設けられる。
また、微小金属11の高さがAl酸化皮膜5の高さと等しい、あるいはそれより低い又は高い場合のいずれにおいても、同図右枠内に例示したように、貫通孔16を覆う構造(上段図)、貫通孔16の直径よりも小さな直径を持つ構造(下段図)も可能である。
また、微小金属11の直径が貫通孔16の直径より小さい又は等しい場合であっても、微小金属11の高さがAl酸化皮膜5の厚さと等しい、あるいは低い又は高い場合であっても、同図下枠内に例示したように、貫通孔16をAl酸化皮膜5からさらにAl電極4をも貫通させる形状とさてもよい。たとえば、Al電極4の途中まで貫通させる形態(左端図)、Al電極4を全て貫通してその下の接合金属3まで届く形態(左中央図)、接合金属3をも貫通して半導体チップ1の表面まで届く形態(右中央図)、そしてさらに半導体チップ1をもある程度貫通する形態(右端図)などが考えられる。
なお、接合金属3については、Ti−Wの他に、Ti,Ti−W,Ti−Pd,Ti−Pt,Cr,Cr−Cu,Cr−Cu−Au,Ni,Ni−Cu,Ni−Au,TiW−Cu,Ti−V−Cuなども採用できる。
以上のとおりの微小金属11は、たとえば図9〜10に例示したような方法により作製することができる。
まず、図9に例示したように、Al酸化皮膜5の表面全体を覆うようにフォトレジスト17を塗布し、フォトリソグラフィによって貫通孔16を形成させたい位置および形状パターンにフォトレジスト17を露光、現像する。続いて、Ar+イオンミリングやRIE(塩素系ガス)エッチングなどのドライエッチング、あるいはアルカリNaOH、KOH、酸等のウェットエッチングにより、Al酸化皮膜5に貫通孔16を形成する。次に、図10に例示したように、スパッタリングや蒸着などの真空蒸着、あるいはめっきにより、貫通孔16内に微小金属11を埋め込む、後は図11に例示したように、アセトンなどの有機溶剤等を用いたリフトオフにより、フォトレジストを除去する。以上により、Al酸化皮膜5を貫通してAl電極4に届く微小金属11を作製することができる。
また、プラズマエッチング及びプラズマスパッタリングを利用して微小金属11を作製することもできる。具体的には、例えば、アルゴンプラズマにより、所望形状及び寸法の孔を持つメタルマスクを介してAl酸化皮膜5をエッチングして貫通孔16を形成し、アルゴンプラズマ雰囲気下で貫通孔16にAgを蒸着する。
その他、たとえば図12に例示したように、加熱及び圧接によって、Al酸化皮膜5を破って微小金属11を打ち込むちという方法も考えられる。また超音波によっても、Al酸化皮膜5に微小金属11を埋め込むことができる。
以上の微小金属11の材料は、不動態皮膜生成し難く、かつはんだと濡れ性がある金属材料が好ましく、たとえばAu,Ag、Pt、Pd、Niなどを用いることができる。
ワイヤボンディングについては、たとえば図13に例示したように、超音波などによって、Auワイヤ6(ワイヤ形状の金属)をAl電極4に直接埋め込むことによって、微小金属11の形成と同時にワイヤボンディングを実現することができる。
ここで、実際にプラズマエッチング(アルゴンプラズマ〜0.5Pa Ar、エッチング時間約10分)及びプラズマスパッタリング(アルゴンプラズマ雰囲気)によりAg微小金属を形成後、Au−Sn共晶はんだを塗布して、窒素リフローを行った場合の接合強度評価及び破面分析を行った。その結果、Ag微小金属とAl電極との界面での良好な接合が確認された。また、Al電極とはんだとの接合強度についても50MPa以上が得られた。
リフローについては、リフロー時にはんだが微小金属の部分からAl電極と反応して、Al原子がはんだに固溶しており、リフロー温度が高いほどはんだとAl電極との反応速度が速くなり、一方リフロー温度が一定の場合ははんだの接合面積がはんだ量の増加に伴い増加した。
1 半導体チップ
2 Ni/Ag電極
3 接合金属
4 Al電極
5 Al酸化皮膜
6 ワイヤ
7 拡散バリヤ層
8 Au酸化防止層
9 Zn粒子
10 Ni(P)層
11 微小金属
12 はんだ
13 微小金属原子
14 Al原子
15 DBC基板
16 貫通孔
17 フォトレジスト

Claims (9)

  1. 半導体チップに設けられたはんだ直接付け及びワイヤボンディング両用のAl電極と、
    前記Al電極上のAl酸化皮膜と、
    前記Al酸化皮膜に形成された貫通孔に設けられた微小金属と、
    を備え
    前記微小金属が、前記Al酸化皮膜及び前記Al電極を貫通する、半導体装置。
  2. 前記微小金属が、さらに前記半導体チップと前記Al電極との間に介在する接合金属を貫通する、請求項1に記載の半導体装置。
  3. 前記微小金属が、さらに前記半導体チップを貫通する、請求項2に記載の半導体装置。
  4. 前記微小金属が、不動態皮膜生成し難く、かつはんだと濡れ性がある金属である、請求項1ないしのいずれかに記載の半導体装置。
  5. 前記微小金属が、Au、Ag、Pt、Pd、またはNiである、請求項1ないし4のいずれかに記載の半導体装置。
  6. 半導体チップに設けられたはんだ直接付け及びワイヤボンディング両用のAl電極上のAl酸化皮膜に、貫通孔を通してAl酸化皮膜を貫通してAl電極に届き、且つ該Al電極を貫通する微小金属を形成する、半導体装置の製造方法。
  7. 前記微小金属を含む前記Al酸化皮膜の表面にはんだを塗布する、請求項6に記載の半導体装置の製造方法。
  8. 前記Al酸化皮膜の貫通孔にワイヤ形状の金属を埋め込むことにより、前記微小金属を形成する、請求項7に記載の半導体装置の製造方法。
  9. 前記微小金属が、Au、Ag、Pt、Pd、またはNiである、請求項6ないし8のいずれかに記載の半導体装置の製造方法。
JP2009295970A 2008-12-26 2009-12-25 半導体装置及びその製造方法 Expired - Fee Related JP5207404B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009295970A JP5207404B2 (ja) 2008-12-26 2009-12-25 半導体装置及びその製造方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2008334680 2008-12-26
JP2008334680 2008-12-26
JP2009295970A JP5207404B2 (ja) 2008-12-26 2009-12-25 半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
JP2010171421A JP2010171421A (ja) 2010-08-05
JP5207404B2 true JP5207404B2 (ja) 2013-06-12

Family

ID=42703193

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009295970A Expired - Fee Related JP5207404B2 (ja) 2008-12-26 2009-12-25 半導体装置及びその製造方法

Country Status (1)

Country Link
JP (1) JP5207404B2 (ja)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0529379A (ja) * 1991-07-25 1993-02-05 Mitsubishi Electric Corp 半導体装置およびそれの製造方法
JPH06333977A (ja) * 1993-05-25 1994-12-02 Nippon Steel Corp 半導体装置及びその製造方法
JP3180628B2 (ja) * 1995-07-18 2001-06-25 松下電器産業株式会社 バンプ付ワークの製造方法
JPH11111774A (ja) * 1997-10-03 1999-04-23 Ricoh Co Ltd ハンダバンプによる電極接続方法及びハンダバンプ作成方法
JP2000286287A (ja) * 1999-03-31 2000-10-13 Nec Corp ワイヤボンディング装置およびワイヤボンディング方法
JP4209033B2 (ja) * 1999-05-21 2009-01-14 パナソニック株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
JP2010171421A (ja) 2010-08-05

Similar Documents

Publication Publication Date Title
JP6632686B2 (ja) 半導体装置および半導体装置の製造方法
JP5549118B2 (ja) 半導体装置の製造方法
JP6432465B2 (ja) 接合体、ヒートシンク付パワーモジュール用基板、ヒートシンク、接合体の製造方法、ヒートシンク付パワーモジュール用基板の製造方法、及び、ヒートシンクの製造方法
JP4969589B2 (ja) ペルチェ素子精製プロセスとペルチェ素子
JP2016048782A (ja) 接合体、ヒートシンク付パワーモジュール用基板、ヒートシンク、接合体の製造方法、ヒートシンク付パワーモジュール用基板の製造方法、及び、ヒートシンクの製造方法
WO2014027418A1 (ja) 電子部品および電子部品の製造方法
JP2009290007A (ja) 接合体、半導体装置および接合体の製造方法
JP5691831B2 (ja) 半導体装置およびその製造方法
TW201227853A (en) Contact pad
CN103943518B (zh) 用于制造牢固接合的连接和电气连接的方法
JP5327233B2 (ja) 半導体装置とその製造方法
WO2007034791A1 (ja) 半田層及びこれを用いた放熱基板並びにその製造方法
KR20180043282A (ko) 간격을 가진 나노로드 및 공정 합금을 이용한 저온 용접
JP5207404B2 (ja) 半導体装置及びその製造方法
JP2018111111A (ja) 金属接合体及び半導体装置の製造方法
JP2009094385A (ja) 半導体装置およびその製造方法
EP3302010A1 (en) Circuit board and method for producing a circuit board
Morinaga et al. Study of low temperature and high heat-resistant fluxless bonding via nanoscale thin film control toward wafer-level multiple chip stacking for 3D LSI
JP6119553B2 (ja) 電力用半導体装置およびその製造方法
TWI555125B (zh) 功率模組封裝體的製造方法
US20230138349A1 (en) Embedded packaging structure
JP6556377B2 (ja) 半導体装置及びその製造方法
JPH038346A (ja) ろう付け材料
JP2017220490A (ja) 半導体装置及びその製造方法
JP6260941B2 (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110331

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120822

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120824

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121023

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130201

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130214

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160301

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5207404

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees