JP5174664B2 - 密閉用のパッケージ及びパッケージの製造方法 - Google Patents

密閉用のパッケージ及びパッケージの製造方法 Download PDF

Info

Publication number
JP5174664B2
JP5174664B2 JP2008525534A JP2008525534A JP5174664B2 JP 5174664 B2 JP5174664 B2 JP 5174664B2 JP 2008525534 A JP2008525534 A JP 2008525534A JP 2008525534 A JP2008525534 A JP 2008525534A JP 5174664 B2 JP5174664 B2 JP 5174664B2
Authority
JP
Japan
Prior art keywords
layer
formation
sealing
partial
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008525534A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009505386A5 (https=
JP2009505386A (ja
Inventor
カスパー ミヒャエル
シュヴァルツバウアー ヘルベルト
ヴァイトナー カール
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of JP2009505386A publication Critical patent/JP2009505386A/ja
Publication of JP2009505386A5 publication Critical patent/JP2009505386A5/ja
Application granted granted Critical
Publication of JP5174664B2 publication Critical patent/JP5174664B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • H05K3/284Applying non-metallic protective coatings for encapsulating mounted components
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W40/00Arrangements for thermal protection or thermal control
    • H10W40/20Arrangements for cooling
    • H10W40/25Arrangements for cooling characterised by their materials
    • H10W40/255Arrangements for cooling characterised by their materials having a laminate or multilayered structure, e.g. direct bond copper [DBC] ceramic substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00Arrangements for protection of devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H10W70/614Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/147Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations being multilayered
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0137Materials
    • H05K2201/0179Thin film deposited insulating layer, e.g. inorganic layer for printed capacitor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1305Moulding and encapsulation
    • H05K2203/1311Foil encapsulation, e.g. of mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1305Moulding and encapsulation
    • H05K2203/1322Encapsulation comprising more than one layer
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01Manufacture or treatment
    • H10W70/05Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10Methods of surface bonding and/or assembly therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Laminated Bodies (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP2008525534A 2005-08-10 2006-07-28 密閉用のパッケージ及びパッケージの製造方法 Expired - Fee Related JP5174664B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102005037869.2 2005-08-10
DE102005037869A DE102005037869B4 (de) 2005-08-10 2005-08-10 Anordnung zur hermetischen Abdichtung von Bauelementen und Verfahren zu deren Herstellung
PCT/EP2006/064787 WO2007017404A2 (de) 2005-08-10 2006-07-28 Anordnung zur hermetischen abdichtung von bauelementen und verfahren zu deren herstellung

Publications (3)

Publication Number Publication Date
JP2009505386A JP2009505386A (ja) 2009-02-05
JP2009505386A5 JP2009505386A5 (https=) 2012-11-15
JP5174664B2 true JP5174664B2 (ja) 2013-04-03

Family

ID=37681045

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008525534A Expired - Fee Related JP5174664B2 (ja) 2005-08-10 2006-07-28 密閉用のパッケージ及びパッケージの製造方法

Country Status (4)

Country Link
US (1) US7897881B2 (https=)
JP (1) JP5174664B2 (https=)
DE (1) DE102005037869B4 (https=)
WO (1) WO2007017404A2 (https=)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007036045A1 (de) * 2007-08-01 2009-02-05 Siemens Ag Elektronischer Baustein mit zumindest einem Bauelement, insbesondere einem Halbleiterbauelement, und Verfahren zu dessen Herstellung
US20090091005A1 (en) * 2007-10-09 2009-04-09 Huang Chung-Er Shielding structure for semiconductors and manufacturing method therefor
DE102008031231B4 (de) * 2008-07-02 2012-12-27 Siemens Aktiengesellschaft Herstellungsverfahren für planare elektronsche Leistungselektronik-Module für Hochtemperatur-Anwendungen und entsprechendes Leistungselektronik-Modul
EP2161974A1 (de) * 2008-09-09 2010-03-10 Hegutechnik v. Gutwald KG Bifunktionale EMV Beschichtung
US20110270028A1 (en) * 2010-04-30 2011-11-03 Allergan, Inc. Biocompatible and biostable implantable medical device
US20120188727A1 (en) * 2011-01-24 2012-07-26 ADL Engineering Inc. EMI Shielding in a Package Module
US9064883B2 (en) * 2011-08-25 2015-06-23 Intel Mobile Communications GmbH Chip with encapsulated sides and exposed surface
DE102011112476A1 (de) * 2011-09-05 2013-03-07 Epcos Ag Bauelement und Verfahren zum Herstellen eines Bauelements
CN102548239A (zh) * 2012-01-09 2012-07-04 华为终端有限公司 一种电路板的制作方法、电路板和电子设备
US9146207B2 (en) 2012-01-10 2015-09-29 Hzo, Inc. Methods, apparatuses and systems for sensing exposure of electronic devices to moisture
WO2013106253A1 (en) 2012-01-10 2013-07-18 Hzo Inc. Methods, apparatuses and systems for monitoring for exposure of electronic devices to moisture and reacting to exposure of electronic devices to moisture
US10449568B2 (en) 2013-01-08 2019-10-22 Hzo, Inc. Masking substrates for application of protective coatings
US9894776B2 (en) 2013-01-08 2018-02-13 Hzo, Inc. System for refurbishing or remanufacturing an electronic device
CN104994965A (zh) 2013-01-08 2015-10-21 Hzo股份有限公司 用于施涂保护性涂层的掩蔽基底
CN103594434B (zh) * 2013-10-23 2017-12-29 广东明路电力电子有限公司 带复合散热层的功率部件
EP3009774B1 (en) * 2014-10-14 2022-03-02 Carel Industries S.p.A. Control device for refrigeration and conditioning systems
DE102014115565B3 (de) 2014-10-27 2015-10-22 Semikron Elektronik Gmbh & Co. Kg Verfahren zur Herstellung einer Schalteinrichtung mit einer feuchtigkeitsdichten und elektrisch isolierenden Abdeckung und zur Herstellung einer Anordnung hiermit
JP2019012722A (ja) * 2017-06-29 2019-01-24 株式会社ケーヒン 制御回路装置
US11034068B2 (en) * 2018-04-30 2021-06-15 Raytheon Company Encapsulating electronics in high-performance thermoplastics

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6218739A (ja) * 1985-07-18 1987-01-27 Sumitomo Electric Ind Ltd 混成集積回路
US5051275A (en) * 1989-11-09 1991-09-24 At&T Bell Laboratories Silicone resin electronic device encapsulant
US5439849A (en) * 1994-02-02 1995-08-08 At&T Corp. Encapsulation techniques which include forming a thin glass layer onto a polymer layer
US5639989A (en) * 1994-04-19 1997-06-17 Motorola Inc. Shielded electronic component assembly and method for making the same
US5811050A (en) * 1994-06-06 1998-09-22 Gabower; John F. Electromagnetic interference shield for electronic devices
JPH1050763A (ja) * 1996-07-30 1998-02-20 Matsushita Electric Ind Co Ltd 電子部品実装方法と電子部品実装基板
FR2799883B1 (fr) * 1999-10-15 2003-05-30 Thomson Csf Procede d'encapsulation de composants electroniques
TW517368B (en) * 2002-01-22 2003-01-11 Via Tech Inc Manufacturing method of the passivation metal on the surface of integrated circuit
JP2003243704A (ja) * 2002-02-07 2003-08-29 Lumileds Lighting Us Llc 発光半導体デバイス及び方法
US6781231B2 (en) * 2002-09-10 2004-08-24 Knowles Electronics Llc Microelectromechanical system package with environmental and interference shield
JP2004193517A (ja) * 2002-12-13 2004-07-08 Seiko Epson Corp 半導体チップ、半導体チップの製造方法、半導体実装基板、電子デバイスおよび電子機器
US7451539B2 (en) * 2005-08-08 2008-11-18 Rf Micro Devices, Inc. Method of making a conformal electromagnetic interference shield
US8004860B2 (en) * 2006-08-29 2011-08-23 Texas Instruments Incorporated Radiofrequency and electromagnetic interference shielding

Also Published As

Publication number Publication date
US7897881B2 (en) 2011-03-01
WO2007017404A2 (de) 2007-02-15
WO2007017404A3 (de) 2008-08-21
DE102005037869A1 (de) 2007-02-15
US20100089633A1 (en) 2010-04-15
DE102005037869B4 (de) 2007-05-31
JP2009505386A (ja) 2009-02-05

Similar Documents

Publication Publication Date Title
JP5174664B2 (ja) 密閉用のパッケージ及びパッケージの製造方法
US7723162B2 (en) Method for producing shock and tamper resistant microelectronic devices
US8674462B2 (en) Sensor package
CN103107101B (zh) 半导体传感器器件及其封装方法
KR102566839B1 (ko) 실딩을 구비한 집적회로 패키징 시스템 및 그 제조 방법
JP6187684B2 (ja) 部品上にパターン化されたコーティングを形成する方法
KR20030003696A (ko) 전자장치 패키칭
KR20070015590A (ko) 유기 전자 부품용 캡슐, 그의 제조 방법 및 용도
US8866181B2 (en) Method for producing a component with at least one organic material and component with at least one organic material
US11450732B2 (en) Structure for capacitor protection, package structure, and method of forming package structure
US20120119358A1 (en) Semicondiuctor package substrate and method for manufacturing the same
JP2007324162A (ja) 半導体装置及びその製造方法
CN101253623B (zh) 用于制造具有平面接触的半导体器件的方法以及半导体器件
JP2009505386A5 (https=)
KR20060096894A (ko) 전자 부품의 제조 방법, 전자 부품, 및 전자 기기
US5626774A (en) Solder mask for manufacture of printed circuit boards
JP4900498B2 (ja) 電子部品
JP2006519475A (ja) ケーシングのないモジュール上に直接に形成された自立コンタクト構造体
US7189929B2 (en) Flexible circuit with cover layer
CN107369695A (zh) 晶片封装体与其制造方法
US11949401B2 (en) Film bulk acoustic resonator package with thin film sealing structure and manufacturing method therefor
US11130671B2 (en) MEMS device and fabrication method thereof
CN113950196A (zh) 用于制造防水印刷电路板的方法
JP7118298B1 (ja) 応力緩和構造および応力緩和構造の製造方法
US20200022274A1 (en) Electronic module for a transmission control unit, and transmission control unit

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101124

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101203

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20101227

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20101228

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110303

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110310

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110404

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110411

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110506

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110916

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111216

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20111226

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120112

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120523

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20120823

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120830

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20120920

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121130

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121228

LAPS Cancellation because of no payment of annual fees