JP5147391B2 - 集積回路レイアウトを設計する方法及び機器 - Google Patents

集積回路レイアウトを設計する方法及び機器 Download PDF

Info

Publication number
JP5147391B2
JP5147391B2 JP2007511456A JP2007511456A JP5147391B2 JP 5147391 B2 JP5147391 B2 JP 5147391B2 JP 2007511456 A JP2007511456 A JP 2007511456A JP 2007511456 A JP2007511456 A JP 2007511456A JP 5147391 B2 JP5147391 B2 JP 5147391B2
Authority
JP
Japan
Prior art keywords
environment
tabulation
layout
model
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007511456A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007538272A (ja
Inventor
ルイス ケイ シェファー
スティーヴン ティーグ
Original Assignee
ケイデンス デザイン システムズ インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/836,581 external-priority patent/US7082588B2/en
Priority claimed from US10/836,582 external-priority patent/US7254798B2/en
Application filed by ケイデンス デザイン システムズ インコーポレイテッド filed Critical ケイデンス デザイン システムズ インコーポレイテッド
Publication of JP2007538272A publication Critical patent/JP2007538272A/ja
Application granted granted Critical
Publication of JP5147391B2 publication Critical patent/JP5147391B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2007511456A 2004-05-01 2005-04-29 集積回路レイアウトを設計する方法及び機器 Expired - Fee Related JP5147391B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US10/836,582 2004-05-01
US10/836,581 2004-05-01
US10/836,581 US7082588B2 (en) 2004-05-01 2004-05-01 Method and apparatus for designing integrated circuit layouts
US10/836,582 US7254798B2 (en) 2004-05-01 2004-05-01 Method and apparatus for designing integrated circuit layouts
PCT/US2005/014983 WO2005109256A2 (fr) 2004-05-01 2005-04-29 Procedes et dispositif pour la conception de topologies de circuits integres

Publications (2)

Publication Number Publication Date
JP2007538272A JP2007538272A (ja) 2007-12-27
JP5147391B2 true JP5147391B2 (ja) 2013-02-20

Family

ID=35320879

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2007511456A Expired - Fee Related JP5147391B2 (ja) 2004-05-01 2005-04-29 集積回路レイアウトを設計する方法及び機器
JP2007511459A Pending JP2007535715A (ja) 2004-05-01 2005-04-29 集積回路レイアウトを設計する方法及び機器

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2007511459A Pending JP2007535715A (ja) 2004-05-01 2005-04-29 集積回路レイアウトを設計する方法及び機器

Country Status (3)

Country Link
EP (2) EP1759321A4 (fr)
JP (2) JP5147391B2 (fr)
WO (2) WO2005109257A2 (fr)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7011600B2 (en) 2003-02-28 2006-03-14 Fallbrook Technologies Inc. Continuously variable transmission
US7448012B1 (en) 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
JP5147391B2 (ja) * 2004-05-01 2013-02-20 ケイデンス デザイン システムズ インコーポレイテッド 集積回路レイアウトを設計する方法及び機器
CA2814779C (fr) 2004-10-05 2015-04-28 Fallbrook Intellectual Property Company Llc Transmission a variation continue
KR101635862B1 (ko) 2005-10-28 2016-07-04 폴브룩 인텔렉츄얼 프로퍼티 컴퍼니 엘엘씨 전기 기계 동력 전달 방법
US20070155567A1 (en) 2005-11-22 2007-07-05 Fallbrook Technologies Inc. Continuously variable transmission
CA2930483C (fr) 2005-12-09 2017-11-07 Fallbrook Intellectual Property Company Llc Transmission a variation continue
EP1811202A1 (fr) 2005-12-30 2007-07-25 Fallbrook Technologies, Inc. Transmission à variation continue
CN102251854B (zh) 2006-06-26 2013-02-13 福博科技术公司 无级变速器
WO2008057507A1 (fr) 2006-11-08 2008-05-15 Fallbrook Technologies Inc. Générateur de force de fixation par serrage
WO2008095116A2 (fr) 2007-02-01 2008-08-07 Fallbrook Technologies, Inc. Système et procédés pour la commande d'une transmission et/ou d'un premier moteur d'entraînement
WO2008100792A1 (fr) 2007-02-12 2008-08-21 Fallbrook Technologies Inc. Transmissions variables en continu et procédés destinés à celles-ci
CN103438207B (zh) 2007-02-16 2016-08-31 福博科技术公司 无限变速式无级变速器、无级变速器及其方法、组件、子组件和部件
CN101720397B (zh) 2007-04-24 2013-01-02 福博科技术公司 电力牵引传动装置
WO2008154437A1 (fr) 2007-06-11 2008-12-18 Fallbrook Technologies Inc. Transmission à variation continue
KR101695855B1 (ko) 2007-07-05 2017-01-13 폴브룩 인텔렉츄얼 프로퍼티 컴퍼니 엘엘씨 연속 가변 변속기
US8996263B2 (en) 2007-11-16 2015-03-31 Fallbrook Intellectual Property Company Llc Controller for variable transmission
DK2234869T3 (da) 2007-12-21 2012-10-15 Fallbrook Technologies Inc Automatiske transmissioner og fremngangsmåder dertil
US7861196B2 (en) 2008-01-31 2010-12-28 Cadence Design Systems, Inc. System and method for multi-exposure pattern decomposition
US8317651B2 (en) 2008-05-07 2012-11-27 Fallbrook Intellectual Property Company Llc Assemblies and methods for clamping force generation
US8398518B2 (en) 2008-06-23 2013-03-19 Fallbrook Intellectual Property Company Llc Continuously variable transmission
WO2010017242A1 (fr) 2008-08-05 2010-02-11 Fallbrook Technologies Inc. Procédés de commande d'une transmission et/ou d'une machine motrice
US8069423B2 (en) 2008-08-11 2011-11-29 Cadence Design Systems, Inc. System and method for model based multi-patterning optimization
US8469856B2 (en) 2008-08-26 2013-06-25 Fallbrook Intellectual Property Company Llc Continuously variable transmission
US8209656B1 (en) 2008-10-14 2012-06-26 Cadence Design Systems, Inc. Pattern decomposition method
US8167759B2 (en) 2008-10-14 2012-05-01 Fallbrook Technologies Inc. Continuously variable transmission
ES2439647T3 (es) 2009-04-16 2014-01-24 Fallbrook Intellectual Property Company Llc Conjunto de estator y mecanismo de cambio de velocidad para una transmisión continuamente variable
US8512195B2 (en) 2010-03-03 2013-08-20 Fallbrook Intellectual Property Company Llc Infinitely variable transmissions, continuously variable transmissions, methods, assemblies, subassemblies, and components therefor
US8888643B2 (en) 2010-11-10 2014-11-18 Fallbrook Intellectual Property Company Llc Continuously variable transmission
WO2012138610A1 (fr) 2011-04-04 2012-10-11 Fallbrook Intellectual Property Company Llc Groupe auxiliaire de puissance doté d'une transmission à variation continue
US8386974B2 (en) 2011-04-14 2013-02-26 Synopsys, Inc. Accelerating coverage convergence using symbolic properties
US8443316B1 (en) 2011-11-09 2013-05-14 Synopsys, Inc. Accelerating coverage convergence and debug using symbolic properties and local multi-path analysis
US10047861B2 (en) 2016-01-15 2018-08-14 Fallbrook Intellectual Property Company Llc Systems and methods for controlling rollback in continuously variable transmissions
US10023266B2 (en) 2016-05-11 2018-07-17 Fallbrook Intellectual Property Company Llc Systems and methods for automatic configuration and automatic calibration of continuously variable transmissions and bicycles having continuously variable transmissions
US11215268B2 (en) 2018-11-06 2022-01-04 Fallbrook Intellectual Property Company Llc Continuously variable transmissions, synchronous shifting, twin countershafts and methods for control of same
WO2020176392A1 (fr) 2019-02-26 2020-09-03 Fallbrook Intellectual Property Company Llc Entraînements variables réversibles et systèmes et procédés de commande dans des directions avant et arrière
US11501052B1 (en) 2021-05-27 2022-11-15 Taiwan Semiconductor Manufacturing Company, Ltd Conductor scheme selection and track planning for mixed-diagonal-Manhattan routing

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0844038A (ja) * 1994-08-03 1996-02-16 Matsushita Electron Corp マスターマスク作成装置及び半導体装置の製造方法
US5587923A (en) * 1994-09-07 1996-12-24 Lsi Logic Corporation Method for estimating routability and congestion in a cell placement for integrated circuit chip
US5723233A (en) * 1996-02-27 1998-03-03 Lsi Logic Corporation Optical proximity correction method and apparatus
JP2950280B2 (ja) * 1997-03-31 1999-09-20 日本電気株式会社 電子線の描画方法
JP3241010B2 (ja) * 1998-11-18 2001-12-25 日本電気株式会社 半導体製造プロセスの光近接効果補正方法
JP2002148779A (ja) * 2000-11-07 2002-05-22 Toshiba Corp マスクパターン補正方法、フォトマスク及びマスクパターン補正方法プログラムを格納したコンピュータ読み取り可能な記録媒体
US6574782B1 (en) * 2000-11-15 2003-06-03 International Business Machines Corporation Decoupled capacitance calculator for orthogonal wiring patterns
US6578190B2 (en) * 2001-01-11 2003-06-10 International Business Machines Corporation Process window based optical proximity correction of lithographic images
JP4187947B2 (ja) * 2001-04-26 2008-11-26 株式会社東芝 パターン補正方法、パターン補正装置、およびパターン補正プログラムを記録した記録媒体
JP4592240B2 (ja) * 2001-09-29 2010-12-01 株式会社東芝 マスクパターン作成方法及び半導体装置の製造方法
JP3609810B2 (ja) * 2002-09-18 2005-01-12 株式会社東芝 マスクパターン作成方法及び半導体装置の製造方法
JP3686367B2 (ja) * 2001-11-15 2005-08-24 株式会社ルネサステクノロジ パターン形成方法および半導体装置の製造方法
JP3615182B2 (ja) * 2001-11-26 2005-01-26 株式会社東芝 光近接効果補正方法及び光近接効果補正システム
US7363099B2 (en) * 2002-06-07 2008-04-22 Cadence Design Systems, Inc. Integrated circuit metrology
JP2004037827A (ja) * 2002-07-03 2004-02-05 Sony Corp 設計パターンの検証方法および設計パターンの補正方法
US6893800B2 (en) * 2002-09-24 2005-05-17 Agere Systems, Inc. Substrate topography compensation at mask design: 3D OPC topography anchored
JP2004046880A (ja) * 2003-07-18 2004-02-12 Matsushita Electric Ind Co Ltd 回路パラメータ抽出装置
JP5147391B2 (ja) * 2004-05-01 2013-02-20 ケイデンス デザイン システムズ インコーポレイテッド 集積回路レイアウトを設計する方法及び機器

Also Published As

Publication number Publication date
JP2007538272A (ja) 2007-12-27
JP2007535715A (ja) 2007-12-06
EP1759321A4 (fr) 2009-10-28
EP1759321A2 (fr) 2007-03-07
WO2005109257A2 (fr) 2005-11-17
WO2005109256A2 (fr) 2005-11-17
EP1759322A4 (fr) 2008-03-12
WO2005109256A3 (fr) 2006-05-04
WO2005109257A3 (fr) 2005-12-15
EP1759322A2 (fr) 2007-03-07

Similar Documents

Publication Publication Date Title
JP5147391B2 (ja) 集積回路レイアウトを設計する方法及び機器
US6425112B1 (en) Auto correction of error checked simulated printed images
US6373975B1 (en) Error checking of simulated printed images with process window effects included
TWI486801B (zh) 光罩、光罩佈線資料、非暫態之電腦可讀取儲存媒體及用於在一光罩佈線中放置次解析度輔助特徵之方法
US8176445B1 (en) Method and system for optimizing integrated circuit layout
US7941768B1 (en) Photolithographic process simulation in integrated circuit design and manufacturing
US8078996B2 (en) Method and system for correcting a mask pattern design
US7404173B2 (en) Intermediate layout for resolution enhancement in semiconductor fabrication
JP2010506336A (ja) 電子設計自動化における特性
US20090031261A1 (en) Characterization and reduction of variation for integrated circuits
US7082588B2 (en) Method and apparatus for designing integrated circuit layouts
KR100939786B1 (ko) 제조능력을 위한 디자인
US7707528B1 (en) System and method for performing verification based upon both rules and models
US20120047479A1 (en) Incremental Layout Analysis
US20140337810A1 (en) Modular platform for integrated circuit design analysis and verification
US10796070B2 (en) Layout pattern similarity determination based on binary turning function signatures
CN114444434A (zh) 预测难以修复的设计规则检查违规的方法与系统
US20240126973A1 (en) Post-Routing Congestion Optimization
US7254798B2 (en) Method and apparatus for designing integrated circuit layouts
CN113935277A (zh) 设计规则检查的系统、方法与其非暂态计算机可读媒介
US9626474B2 (en) Expanded canonical forms of layout patterns
JP2006058413A (ja) マスクの形成方法
US20100023897A1 (en) Property-Based Classification In Electronic Design Automation
US20040191648A1 (en) Method of testing mask pattern and program for doing the same
WO2022075989A1 (fr) Correction de proximité optique pour formes libres

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080328

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100929

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101012

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110112

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110119

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110210

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110815

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111115

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20111122

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121112

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121127

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151207

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees