JP5113433B2 - メモリコントローラ - Google Patents

メモリコントローラ Download PDF

Info

Publication number
JP5113433B2
JP5113433B2 JP2007154438A JP2007154438A JP5113433B2 JP 5113433 B2 JP5113433 B2 JP 5113433B2 JP 2007154438 A JP2007154438 A JP 2007154438A JP 2007154438 A JP2007154438 A JP 2007154438A JP 5113433 B2 JP5113433 B2 JP 5113433B2
Authority
JP
Japan
Prior art keywords
signal
clock signal
frequency
dll
memory module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2007154438A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008305349A5 (ru
JP2008305349A (ja
Inventor
勝巨 横山
義宏 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2007154438A priority Critical patent/JP5113433B2/ja
Publication of JP2008305349A publication Critical patent/JP2008305349A/ja
Publication of JP2008305349A5 publication Critical patent/JP2008305349A5/ja
Application granted granted Critical
Publication of JP5113433B2 publication Critical patent/JP5113433B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Power Sources (AREA)
  • Memory System (AREA)
  • Dram (AREA)
JP2007154438A 2007-06-11 2007-06-11 メモリコントローラ Active JP5113433B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007154438A JP5113433B2 (ja) 2007-06-11 2007-06-11 メモリコントローラ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007154438A JP5113433B2 (ja) 2007-06-11 2007-06-11 メモリコントローラ

Publications (3)

Publication Number Publication Date
JP2008305349A JP2008305349A (ja) 2008-12-18
JP2008305349A5 JP2008305349A5 (ru) 2010-07-22
JP5113433B2 true JP5113433B2 (ja) 2013-01-09

Family

ID=40233981

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007154438A Active JP5113433B2 (ja) 2007-06-11 2007-06-11 メモリコントローラ

Country Status (1)

Country Link
JP (1) JP5113433B2 (ru)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9904478B2 (en) 2015-08-31 2018-02-27 Samsung Electronics Co., Ltd. Storage device and method for controlling thereof
US10565154B2 (en) 2018-01-09 2020-02-18 Samsung Electronics Co., Ltd. Mobile device and interfacing method thereof that adjusts clock frequency based on access mode

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8645743B2 (en) * 2010-11-22 2014-02-04 Apple Inc. Mechanism for an efficient DLL training protocol during a frequency change
JP6184064B2 (ja) 2012-07-19 2017-08-23 インターナショナル・ビジネス・マシーンズ・コーポレーションＩｎｔｅｒｎａｔｉｏｎａｌ Ｂｕｓｉｎｅｓｓ Ｍａｃｈｉｎｅｓ Ｃｏｒｐｏｒａｔｉｏｎ メモリサブシステム、コンピュータ・システム

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4450586B2 (ja) * 2003-09-03 2010-04-14 株式会社ルネサステクノロジ 半導体集積回路
JP4526841B2 (ja) * 2004-03-09 2010-08-18 ルネサスエレクトロニクス株式会社 メモリ制御装置およびこれを備えたデータ処理システム
JP4416580B2 (ja) * 2004-06-28 2010-02-17 株式会社リコー 遅延制御装置
JP4710300B2 (ja) * 2004-10-28 2011-06-29 ソニー株式会社 同期型メモリのクロック信号制御方法および装置、同期型メモリ制御装置並びに同期型メモリ
JP4786262B2 (ja) * 2005-09-06 2011-10-05 ルネサスエレクトロニクス株式会社 インターフェイス回路
JP5005928B2 (ja) * 2006-02-21 2012-08-22 株式会社リコー インタフェース回路及びそのインタフェース回路を備えた記憶制御装置
JP2007310549A (ja) * 2006-05-17 2007-11-29 Sony Corp メモリ制御装置
JP4959264B2 (ja) * 2006-09-15 2012-06-20 株式会社リコー メモリ制御装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9904478B2 (en) 2015-08-31 2018-02-27 Samsung Electronics Co., Ltd. Storage device and method for controlling thereof
US10565154B2 (en) 2018-01-09 2020-02-18 Samsung Electronics Co., Ltd. Mobile device and interfacing method thereof that adjusts clock frequency based on access mode

Also Published As

Publication number Publication date
JP2008305349A (ja) 2008-12-18

Similar Documents

Publication Publication Date Title
KR100888597B1 (ko) 메모리 인터페이스 제어 장치 및 제어 방법
JP4284527B2 (ja) メモリインターフェイス制御回路
US7499370B2 (en) Synchronous semiconductor memory device
US6982924B2 (en) Data output control circuit
KR100812600B1 (ko) 주파수가 다른 복수의 클럭을 사용하는 반도체메모리소자
US9679622B2 (en) Method for controlling memory device asynchronously with respect to system clock, and related memory device and memory system
US8514639B2 (en) Semiconductor memory device and method for operating the same
US20080043545A1 (en) Multiple Data Rate Ram Memory Controller
US7733129B2 (en) Method and circuit for generating memory clock signal
US8050119B2 (en) Data output timing in response to read command based on whether delay locked loop is enabled/disabled in a semiconductor device
JP5113433B2 (ja) メモリコントローラ
US7181638B2 (en) Method and apparatus for skewing data with respect to command on a DDR interface
US7773709B2 (en) Semiconductor memory device and method for operating the same
JP2015103262A (ja) 半導体装置
US7791963B2 (en) Semiconductor memory device and operation method thereof
JP2007164697A (ja) 半導体集積回路およびメモリシステム並びにクロック信号設定方法
JP2009124532A (ja) 半導体集積回路
JP4843334B2 (ja) メモリ制御装置
JP5188119B2 (ja) メモリコントローラ
JP2006277892A (ja) 半導体記憶装置
JP5072317B2 (ja) メモリコントローラ
KR100522424B1 (ko) 동기식 반도체 메모리 소자
KR20120076406A (ko) 내부클럭 생성회로
KR20050075226A (ko) 메모리 제어장치
JP2010146352A (ja) メモリアクセス制御回路とメモリアクセス制御方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100608

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100608

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120706

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120827

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120914

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121012

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151019

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 5113433

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151019

Year of fee payment: 3