JP5075835B2 - 半導体製造システム - Google Patents
半導体製造システム Download PDFInfo
- Publication number
- JP5075835B2 JP5075835B2 JP2008545273A JP2008545273A JP5075835B2 JP 5075835 B2 JP5075835 B2 JP 5075835B2 JP 2008545273 A JP2008545273 A JP 2008545273A JP 2008545273 A JP2008545273 A JP 2008545273A JP 5075835 B2 JP5075835 B2 JP 5075835B2
- Authority
- JP
- Japan
- Prior art keywords
- bay
- semiconductor manufacturing
- controller
- processing
- scheduling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 165
- 238000004519 manufacturing process Methods 0.000 title claims description 163
- 238000000034 method Methods 0.000 claims description 52
- 239000000969 carrier Substances 0.000 claims description 7
- 238000011084 recovery Methods 0.000 claims description 3
- 230000032258 transport Effects 0.000 description 41
- 238000001459 lithography Methods 0.000 description 21
- 238000000137 annealing Methods 0.000 description 10
- 238000007689 inspection Methods 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000004140 cleaning Methods 0.000 description 4
- 238000009434 installation Methods 0.000 description 4
- 238000005240 physical vapour deposition Methods 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67739—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
- H01L21/67745—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber characterized by movements or sequence of movements of transfer devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67196—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the construction of the transfer chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67276—Production flow monitoring, e.g. for increasing throughput
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Automation & Control Theory (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Description
また本発明では、一度スケジューリングを行った後、各スケジューラは所定のタイミングで再スケジューリングを実行する。これによってリアルタイムで各種の情報を受け取ることが出来、半導体製造装置の障害などにも柔軟に対応することが可能となる。
2:ベイ
3:ベイ間搬送装置
4:ベイ間バッファー
21:半導体製造装置
22:ベイ内搬送装置
(数1)
見かけ上のスループット=スループット×(想定稼働率÷100)×(1÷処理枚数比)
(数2)
見かけ上のスループット×設置台数≧リソグラフィ装置の見かけ上スループット
(数3)
(t×搬送対象フローステップ数)≦1枚あたりの処理時間
Claims (1)
- フローショップ方式による半導体製造システムであって、
前記半導体製造システムは、
複数の半導体製造装置と、該半導体製造装置の間でキャリアの搬送を実行するベイ内搬送装置とを備える複数のベイと、
前記ベイ間のキャリアの搬送を実行するベイ間搬送装置と、を有しており、
前記半導体製造システムは、前記ベイとベイ間搬送のスケジューリングを少なくとも実行するスケジューラを有するフローショップコントローラを備えており、
前記ベイは、該ベイ内の前記半導体製造装置とベイ内搬送装置のスケジューリングを少なくとも実行するスケジューラを有するベイコントローラを備えており、
前記フローショップコントローラは、前記スケジューラにおけるスケジューリングに基づいて前記ベイと前記ベイ間搬送装置に対して制御指示を送出し、
前記ベイコントローラは、前記スケジューラにおけるスケジューリングに基づいて前記半導体製造装置と前記ベイ内搬送装置に対して制御指示を送出し、
前記スケジューリングは、
前記半導体製造装置のうち、リソグラフィ装置の稼働率を基準として、前記半導体製造装置毎の設置台数、フローステップ数が算出され、前記算出された設置台数、フローステップ数に基づいて設定されており、
前記フローショップコントローラー、前記ベイコントローラーは、
前記半導体製造装置、前記ベイ内搬送装置、前記ベイ、前記ベイ間搬送装置のいずれか一以上から障害情報、復旧情報、処理の残り時間情報のうち一以上の情報を受け取り、
前記フローショップコントローラーは、前記フローショップの入り口にアクセスするタイミングで再スケジューリングを行い、
前記ベイコントローラーは、前記ベイの入り口にアクセスするタイミングで再スケジューリングを行う、
ことを特徴とする半導体製造システム。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2006/323209 WO2008062515A1 (fr) | 2006-11-21 | 2006-11-21 | Système de fabrication de semiconducteurs |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2008062515A1 JPWO2008062515A1 (ja) | 2010-03-04 |
JP5075835B2 true JP5075835B2 (ja) | 2012-11-21 |
Family
ID=39429456
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008545273A Active JP5075835B2 (ja) | 2006-11-21 | 2006-11-21 | 半導体製造システム |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP5075835B2 (ja) |
WO (1) | WO2008062515A1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5374203B2 (ja) * | 2009-03-25 | 2013-12-25 | 大日本スクリーン製造株式会社 | 基板処理装置のスケジュール作成方法及びそのプログラム |
JP5427455B2 (ja) * | 2009-03-31 | 2014-02-26 | 大日本スクリーン製造株式会社 | 基板処理装置のスケジュール作成方法及びそのプログラム |
CN114500488B (zh) * | 2022-01-05 | 2023-09-15 | 珠海埃克斯智能科技有限公司 | 半导体清洗设备通讯方法、系统以及计算机可读存储介质 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5751580A (en) * | 1996-07-26 | 1998-05-12 | Chartered Semiconductor Manufacturing, Ltd. | Fuzzy logic method and system for adjustment of priority rating of work in process in a production line |
JPH11145022A (ja) * | 1997-11-13 | 1999-05-28 | Matsushita Electron Corp | 半導体製造設備 |
JP2002026106A (ja) * | 2000-07-07 | 2002-01-25 | Matsushita Electric Ind Co Ltd | 半導体装置製造施設 |
JP2005190031A (ja) * | 2003-12-25 | 2005-07-14 | Renesas Technology Corp | 半導体デバイス製造におけるボトルネック発生回避方法およびシステム |
JP2006269449A (ja) * | 2005-03-22 | 2006-10-05 | Renesas Technology Corp | 半導体製造システム |
-
2006
- 2006-11-21 JP JP2008545273A patent/JP5075835B2/ja active Active
- 2006-11-21 WO PCT/JP2006/323209 patent/WO2008062515A1/ja active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5751580A (en) * | 1996-07-26 | 1998-05-12 | Chartered Semiconductor Manufacturing, Ltd. | Fuzzy logic method and system for adjustment of priority rating of work in process in a production line |
JPH11145022A (ja) * | 1997-11-13 | 1999-05-28 | Matsushita Electron Corp | 半導体製造設備 |
JP2002026106A (ja) * | 2000-07-07 | 2002-01-25 | Matsushita Electric Ind Co Ltd | 半導体装置製造施設 |
JP2005190031A (ja) * | 2003-12-25 | 2005-07-14 | Renesas Technology Corp | 半導体デバイス製造におけるボトルネック発生回避方法およびシステム |
JP2006269449A (ja) * | 2005-03-22 | 2006-10-05 | Renesas Technology Corp | 半導体製造システム |
Also Published As
Publication number | Publication date |
---|---|
WO2008062515A1 (fr) | 2008-05-29 |
JPWO2008062515A1 (ja) | 2010-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2003188229A (ja) | ウエハ製造システムおよびウエハ製造方法 | |
Lee | A review of scheduling theory and methods for semiconductor manufacturing cluster tools | |
JP4908304B2 (ja) | 基板の処理方法、基板の処理システム及びコンピュータ読み取り可能な記憶媒体 | |
Xiong et al. | Reducing wafer delay time by robot idle time regulation for single-arm cluster tools | |
US20090035102A1 (en) | Method and system for locally buffering substrate carriers in an overhead transport system for enhancing input/output capabilities of process tools | |
JPWO2008075404A1 (ja) | 半導体製造システム | |
US7505828B2 (en) | Carrier transportation management system and method for internal buffer process tools | |
US7571020B2 (en) | Method and system for controlling process tools by interrupting process jobs depending on job priority | |
US20130079913A1 (en) | Methods and systems for semiconductor fabrication with local processing management | |
US9218994B2 (en) | Two-dimensional transfer station used as interface between a process tool and a transport system and a method of operating the same | |
JP2010278249A (ja) | 基板処理装置、基板処理方法及び記憶媒体 | |
US9250623B2 (en) | Methods and systems for fabricating integrated circuits utilizing universal and local processing management | |
CN1321448C (zh) | 基板处理装置和基板处理方法 | |
JP5023146B2 (ja) | 研磨装置及びそのプログラム | |
JP5075835B2 (ja) | 半導体製造システム | |
KR102309759B1 (ko) | 진공 처리 장치의 운전 방법 | |
KR101187844B1 (ko) | 작은 랏 크기 리소그래피 베이 | |
US6996448B2 (en) | Transport system with multiple-load-port stockers | |
US6738681B2 (en) | Method for manufacturing semiconductor device, semiconductor manufacturing apparatus, and method for controlling transfer in production line | |
JP2010251507A (ja) | 半導体製造装置の制御システムおよび制御方法 | |
JP2009076495A (ja) | 真空処理装置 | |
KR102243966B1 (ko) | 도포, 현상 장치, 도포, 현상 장치의 운전 방법 및 기억 매체 | |
JP5348290B2 (ja) | 基板処理装置、基板処理方法及び記憶媒体 | |
US20130226325A1 (en) | Methods and systems for fabricating integrated circuits with local processing management | |
JP2020205338A (ja) | 半導体製造装置システムを制御するための制御システム、および半導体製造装置システムの制御方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120612 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120713 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120807 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120827 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5075835 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150831 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |