JP5071481B2 - 多層配線基板および半導体装置 - Google Patents

多層配線基板および半導体装置 Download PDF

Info

Publication number
JP5071481B2
JP5071481B2 JP2009529958A JP2009529958A JP5071481B2 JP 5071481 B2 JP5071481 B2 JP 5071481B2 JP 2009529958 A JP2009529958 A JP 2009529958A JP 2009529958 A JP2009529958 A JP 2009529958A JP 5071481 B2 JP5071481 B2 JP 5071481B2
Authority
JP
Japan
Prior art keywords
insulating layer
wiring board
multilayer wiring
resin
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009529958A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2009028110A1 (ja
Inventor
正芳 近藤
正明 加藤
敏秋 中馬
壽郎 小宮谷
隆久 飯田
賢一 兼政
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Bakelite Co Ltd
Original Assignee
Sumitomo Bakelite Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Bakelite Co Ltd filed Critical Sumitomo Bakelite Co Ltd
Priority to JP2009529958A priority Critical patent/JP5071481B2/ja
Publication of JPWO2009028110A1 publication Critical patent/JPWO2009028110A1/ja
Application granted granted Critical
Publication of JP5071481B2 publication Critical patent/JP5071481B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
    • H05K3/4691—Rigid-flexible multilayer circuits comprising rigid and flexible layers, e.g. having in the bending regions only flexible layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01012—Magnesium [Mg]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/06—Thermal details
    • H05K2201/068—Thermal details wherein the coefficient of thermal expansion is important
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H05K3/4617—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar single-sided circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Laminated Bodies (AREA)
JP2009529958A 2007-08-24 2007-09-13 多層配線基板および半導体装置 Expired - Fee Related JP5071481B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009529958A JP5071481B2 (ja) 2007-08-24 2007-09-13 多層配線基板および半導体装置

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2007219057 2007-08-24
JP2007219057 2007-08-24
JP2009529958A JP5071481B2 (ja) 2007-08-24 2007-09-13 多層配線基板および半導体装置
PCT/JP2007/067872 WO2009028110A1 (ja) 2007-08-24 2007-09-13 多層配線基板および半導体装置

Publications (2)

Publication Number Publication Date
JPWO2009028110A1 JPWO2009028110A1 (ja) 2010-11-25
JP5071481B2 true JP5071481B2 (ja) 2012-11-14

Family

ID=40386854

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009529958A Expired - Fee Related JP5071481B2 (ja) 2007-08-24 2007-09-13 多層配線基板および半導体装置

Country Status (7)

Country Link
US (1) US20110120754A1 (zh)
EP (1) EP2180772A4 (zh)
JP (1) JP5071481B2 (zh)
KR (1) KR101115108B1 (zh)
CN (1) CN101785373B (zh)
TW (1) TWI442859B (zh)
WO (1) WO2009028110A1 (zh)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2416355B1 (en) * 2009-04-02 2016-12-21 Murata Manufacturing Co., Ltd. Circuit board
JP2011096900A (ja) * 2009-10-30 2011-05-12 Fujitsu Ltd 導電体およびプリント配線板並びにそれらの製造方法
US20110147069A1 (en) * 2009-12-18 2011-06-23 International Business Machines Corporation Multi-tiered Circuit Board and Method of Manufacture
JP5964627B2 (ja) * 2011-04-18 2016-08-03 日東シンコー株式会社 電気絶縁用立体形状物及び電気絶縁性シート材
US8780576B2 (en) * 2011-09-14 2014-07-15 Invensas Corporation Low CTE interposer
US9412727B2 (en) 2011-09-20 2016-08-09 Semprius, Inc. Printing transferable components using microstructured elastomeric surfaces with pressure modulated reversible adhesion
US8895864B2 (en) * 2012-03-30 2014-11-25 Nokia Corporation Deformable apparatus and method
WO2014088974A1 (en) 2012-12-03 2014-06-12 Flextronics Ap, Llc Driving board folding machine
CN203151864U (zh) * 2013-03-05 2013-08-21 奥特斯(中国)有限公司 印制电路板
CN104103531A (zh) * 2013-04-09 2014-10-15 宏启胜精密电子(秦皇岛)有限公司 封装结构及其制作方法
US9338915B1 (en) * 2013-12-09 2016-05-10 Flextronics Ap, Llc Method of attaching electronic module on fabrics by stitching plated through holes
US9560746B1 (en) 2014-01-24 2017-01-31 Multek Technologies, Ltd. Stress relief for rigid components on flexible circuits
KR102292148B1 (ko) * 2014-03-13 2021-08-24 가부시키가이샤 한도오따이 에네루기 켄큐쇼 표시 장치의 제작 방법, 및 전자 기기의 제작 방법
US9549463B1 (en) 2014-05-16 2017-01-17 Multek Technologies, Ltd. Rigid to flexible PC transition
US20170207193A1 (en) * 2014-07-20 2017-07-20 X-Celeprint Limited Apparatus and methods for micro-transfer-printing
JP6366136B2 (ja) * 2014-08-01 2018-08-01 日本化薬株式会社 エポキシ樹脂組成物、樹脂シート、プリプレグ及び金属張積層板、プリント配線基板
EP2991460B1 (en) 2014-08-29 2018-11-21 Nokia Technologies OY An apparatus and associated methods for deformable electronics
JP6288294B2 (ja) * 2014-10-31 2018-03-07 株式会社村田製作所 アンテナモジュール及び回路モジュール
DE112016000328T5 (de) * 2015-01-13 2017-10-19 Ube Exsymo Co., Ltd. Flexible Verbundplatte und mehrschichtige Leiterplatte
US9704821B2 (en) 2015-08-11 2017-07-11 X-Celeprint Limited Stamp with structured posts
JP2018046230A (ja) * 2016-09-16 2018-03-22 イビデン株式会社 プリント配線板
JP2018046231A (ja) * 2016-09-16 2018-03-22 イビデン株式会社 プリント配線板
JP7135364B2 (ja) * 2018-03-23 2022-09-13 三菱マテリアル株式会社 絶縁回路基板、及び、絶縁回路基板の製造方法
KR102604152B1 (ko) * 2018-10-24 2023-11-20 삼성전기주식회사 인쇄회로기판 및 이를 포함하는 디스플레이 장치
US10748793B1 (en) 2019-02-13 2020-08-18 X Display Company Technology Limited Printing component arrays with different orientations
US20220159829A1 (en) * 2019-03-26 2022-05-19 Mitsubishi Materials Corporation Insulating circuit board
TWI701982B (zh) 2019-05-14 2020-08-11 欣興電子股份有限公司 電路板結構及其製造方法
CN111954366B (zh) * 2019-05-17 2022-04-01 欣兴电子股份有限公司 电路板结构及其制造方法
CN112349676B (zh) 2019-08-06 2022-04-05 奥特斯奥地利科技与系统技术有限公司 半柔性的部件承载件及其制造方法
TWI750828B (zh) * 2019-10-03 2021-12-21 精材科技股份有限公司 晶片封裝體及其製造方法
US11062936B1 (en) 2019-12-19 2021-07-13 X Display Company Technology Limited Transfer stamps with multiple separate pedestals

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2728694B2 (ja) * 1987-10-20 1998-03-18 旭化成工業株式会社 フレキシブルプリント配線基板
JPH1154927A (ja) * 1997-06-03 1999-02-26 Toshiba Corp 複合配線基板、フレキシブル基板、半導体装置、および複合配線基板の製造方法
JP2002076629A (ja) * 2000-08-31 2002-03-15 Kyocera Corp 複合多層配線基板
JP2005045150A (ja) * 2003-07-25 2005-02-17 Matsushita Electric Ind Co Ltd 中間接続用配線基材および多層配線基板、ならびにこれらの製造方法
JP2005307088A (ja) * 2004-04-23 2005-11-04 Matsushita Electric Works Ltd プリプレグ及び積層板
JP2005340270A (ja) * 2004-05-24 2005-12-08 Matsushita Electric Works Ltd 積層板用プリプレグ、積層板並びにそれを用いたフレキシブルプリント配線板及びフレックスリジッドプリント配線板
JP2006310544A (ja) * 2005-04-28 2006-11-09 Ngk Spark Plug Co Ltd 多層配線基板及びその製造方法、多層配線基板構造体

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5008496A (en) * 1988-09-15 1991-04-16 Siemens Aktiengesellschaft Three-dimensional printed circuit board
US5206463A (en) * 1990-07-24 1993-04-27 Miraco, Inc. Combined rigid and flexible printed circuits and method of manufacture
US5428190A (en) * 1993-07-02 1995-06-27 Sheldahl, Inc. Rigid-flex board with anisotropic interconnect and method of manufacture
CN100379832C (zh) * 1998-08-13 2008-04-09 日立化成工业株式会社 电路构件连接用的粘结剂，电路板及其制造方法
DE60131958T2 (de) * 2000-03-27 2008-12-11 Japan Composite Co. Ltd. Mehrschichtmaterial mit niedriger wärmeausdehnung
JP2004172473A (ja) 2002-11-21 2004-06-17 Fujikura Ltd 多層プリント配線板およびその製造方法
US7378596B2 (en) * 2003-04-18 2008-05-27 Ibiden Co., Ltd. Rigid-flex wiring board
JP4574288B2 (ja) * 2004-04-09 2010-11-04 大日本印刷株式会社 リジッド−フレキシブル基板の製造方法
JP5332608B2 (ja) * 2006-03-03 2013-11-06 住友ベークライト株式会社 中間層材料およびコンポジット積層板
US7265719B1 (en) * 2006-05-11 2007-09-04 Ball Aerospace & Technologies Corp. Packaging technique for antenna systems
US7596863B2 (en) * 2007-01-12 2009-10-06 Endicott Interconnect Technologies, Inc. Method of providing a printed circuit board with an edge connection portion and/or a plurality of cavities therein

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2728694B2 (ja) * 1987-10-20 1998-03-18 旭化成工業株式会社 フレキシブルプリント配線基板
JPH1154927A (ja) * 1997-06-03 1999-02-26 Toshiba Corp 複合配線基板、フレキシブル基板、半導体装置、および複合配線基板の製造方法
JP2002076629A (ja) * 2000-08-31 2002-03-15 Kyocera Corp 複合多層配線基板
JP2005045150A (ja) * 2003-07-25 2005-02-17 Matsushita Electric Ind Co Ltd 中間接続用配線基材および多層配線基板、ならびにこれらの製造方法
JP2005307088A (ja) * 2004-04-23 2005-11-04 Matsushita Electric Works Ltd プリプレグ及び積層板
JP2005340270A (ja) * 2004-05-24 2005-12-08 Matsushita Electric Works Ltd 積層板用プリプレグ、積層板並びにそれを用いたフレキシブルプリント配線板及びフレックスリジッドプリント配線板
JP2006310544A (ja) * 2005-04-28 2006-11-09 Ngk Spark Plug Co Ltd 多層配線基板及びその製造方法、多層配線基板構造体

Also Published As

Publication number Publication date
TWI442859B (zh) 2014-06-21
CN101785373A (zh) 2010-07-21
US20110120754A1 (en) 2011-05-26
JPWO2009028110A1 (ja) 2010-11-25
KR20100046268A (ko) 2010-05-06
CN101785373B (zh) 2012-03-28
KR101115108B1 (ko) 2012-03-13
EP2180772A1 (en) 2010-04-28
WO2009028110A1 (ja) 2009-03-05
EP2180772A4 (en) 2013-08-28
TW200915955A (en) 2009-04-01

Similar Documents

Publication Publication Date Title
JP5071481B2 (ja) 多層配線基板および半導体装置
JP4902606B2 (ja) 半導体パッケージの製造方法及びそれを用いた半導体プラスチックパッケージ
JP5522051B2 (ja) 多層プリント配線板及び半導体装置
JP4820388B2 (ja) 半導体プラスチックパッケージ及びその製造方法
KR100920535B1 (ko) 수지 조성물, 프리프레그, 적층판 및 반도체 패키지
JP5428232B2 (ja) プリプレグ、積層板、多層プリント配線板、及び半導体装置
KR20110059784A (ko) 적층판, 회로판 및 반도체 장치
JP5230059B2 (ja) プリプレグ、回路基板および半導体装置
KR100751286B1 (ko) 반도체 실장용 기판 및 반도체 패키지 제조방법
JP5056787B2 (ja) 積層板、多層プリント配線板および半導体装置
KR100957220B1 (ko) 절연시트 제조방법과 이를 이용한 금속층적층판 및인쇄회로기판 제조방법
KR20100068281A (ko) 반도체 소자 탑재 기판
KR101281898B1 (ko) 다층 프린트배선판 및 그 제조방법
JP4967359B2 (ja) 樹脂組成物、樹脂フィルム、層間接着材および多層回路板
KR101039846B1 (ko) 다층 인쇄회로기판의 제조방법 및 그것을 이용한 반도체플라스틱 패키지
KR100971294B1 (ko) 반도체 플라스틱 패키지 및 그 제조방법
JP5292847B2 (ja) 半導体素子搭載基板
JP2018009065A (ja) エポキシ樹脂組成物、プリプレグ、金属張積層板及びプリント配線板
JP5605219B2 (ja) 樹脂組成物、樹脂付キャリア材料、多層プリント配線板および半導体装置
KR100744993B1 (ko) 다층 인쇄회로기판 및 그 제작방법
JP5835401B2 (ja) プリプレグ、回路基板および半導体装置
KR100722741B1 (ko) 다층 인쇄회로기판 및 그 제작방법
JP5788297B2 (ja) プリプレグ、回路基板および半導体装置
KR100907639B1 (ko) 다층 인쇄회로기판의 제조방법 및 그것을 이용한 반도체플라스틱 패키지

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111115

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120112

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120724

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120806

R150 Certificate of patent or registration of utility model

Ref document number: 5071481

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150831

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees