JP5030470B2 - 半導体装置の作製方法 - Google Patents

半導体装置の作製方法 Download PDF

Info

Publication number
JP5030470B2
JP5030470B2 JP2006132147A JP2006132147A JP5030470B2 JP 5030470 B2 JP5030470 B2 JP 5030470B2 JP 2006132147 A JP2006132147 A JP 2006132147A JP 2006132147 A JP2006132147 A JP 2006132147A JP 5030470 B2 JP5030470 B2 JP 5030470B2
Authority
JP
Japan
Prior art keywords
substrate
film
antenna
conductive
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006132147A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007012031A5 (https=
JP2007012031A (ja
Inventor
智幸 青木
大幹 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2006132147A priority Critical patent/JP5030470B2/ja
Publication of JP2007012031A publication Critical patent/JP2007012031A/ja
Publication of JP2007012031A5 publication Critical patent/JP2007012031A5/ja
Application granted granted Critical
Publication of JP5030470B2 publication Critical patent/JP5030470B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01Manufacture or treatment
    • H10D86/021Manufacture or treatment of multiple TFTs
    • H10D86/0214Manufacture or treatment of multiple TFTs using temporary substrates

Landscapes

  • Variable-Direction Aerials And Aerial Arrays (AREA)
  • Details Of Aerials (AREA)
JP2006132147A 2005-05-31 2006-05-11 半導体装置の作製方法 Expired - Fee Related JP5030470B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006132147A JP5030470B2 (ja) 2005-05-31 2006-05-11 半導体装置の作製方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2005158462 2005-05-31
JP2005158462 2005-05-31
JP2006132147A JP5030470B2 (ja) 2005-05-31 2006-05-11 半導体装置の作製方法

Publications (3)

Publication Number Publication Date
JP2007012031A JP2007012031A (ja) 2007-01-18
JP2007012031A5 JP2007012031A5 (https=) 2009-03-26
JP5030470B2 true JP5030470B2 (ja) 2012-09-19

Family

ID=37750369

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006132147A Expired - Fee Related JP5030470B2 (ja) 2005-05-31 2006-05-11 半導体装置の作製方法

Country Status (1)

Country Link
JP (1) JP5030470B2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5268395B2 (ja) 2007-03-26 2013-08-21 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR101119033B1 (ko) 2009-03-16 2012-03-13 에스아이디주식회사 금속박막을 이용한 패턴 형성 방법 및 이를 이용한 응용소자
KR101468318B1 (ko) * 2013-07-02 2014-12-10 주식회사 에이스테크놀로지 전도성 패턴 형성 방법
KR101562026B1 (ko) 2014-05-20 2015-10-20 주식회사 다이나트론 금속분말입자를 포함한 전도성 잉크를 이용한 사출물의 금속패턴 제조방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4080613B2 (ja) * 1998-10-21 2008-04-23 大日本印刷株式会社 非接触型icカード用アンテナコイルのパターン決定方法
US6203952B1 (en) * 1999-01-14 2001-03-20 3M Innovative Properties Company Imaged article on polymeric substrate
JP2002026327A (ja) * 2000-06-30 2002-01-25 Seiko Epson Corp 分割体の作製方法
DE10063696A1 (de) * 2000-12-20 2002-07-18 Siemens Ag Verfahren zur Herstellung eines Gehäuses eines mobilen Kommunikations-Endgerätes, Gehäuse und mobiles Kommunikations-Endgerät
JP4323813B2 (ja) * 2003-01-14 2009-09-02 キヤノン株式会社 基板の製造方法
JP2004220304A (ja) * 2003-01-15 2004-08-05 Toppan Printing Co Ltd 無線タグ用アンテナの形成方法および無線タグ
JP4566578B2 (ja) * 2003-02-24 2010-10-20 株式会社半導体エネルギー研究所 薄膜集積回路の作製方法

Also Published As

Publication number Publication date
JP2007012031A (ja) 2007-01-18

Similar Documents

Publication Publication Date Title
US8357598B2 (en) Method for manufacturing antenna and method for manufacturing semiconductor device
US7767516B2 (en) Semiconductor device, manufacturing method thereof, and manufacturing method of antenna
US7685706B2 (en) Method of manufacturing a semiconductor device
US7791153B2 (en) Method for manufacturing semiconductor device
JP5322408B2 (ja) 半導体装置及びその作製方法
JP2008217776A (ja) 半導体装置
JP4827618B2 (ja) アンテナの作製方法、半導体装置の作製方法
CN100576480C (zh) 半导体器件的制造方法
JP5337347B2 (ja) 半導体装置、半導体装置の作製方法
JP5089033B2 (ja) 半導体装置の作製方法
JP5030470B2 (ja) 半導体装置の作製方法
JP5052033B2 (ja) 半導体装置の作製方法
CN1892983B (zh) 半导体装置的制造方法
JP5657069B2 (ja) 半導体装置
JP5100012B2 (ja) 半導体装置及びその作製方法
JP5089037B2 (ja) 半導体装置の作製方法
JP5127176B2 (ja) 半導体装置の作製方法
JP5210501B2 (ja) 半導体装置の作製方法
JP4908936B2 (ja) 半導体装置の作製方法
JP4619199B2 (ja) 半導体装置
JP2007043101A (ja) 半導体装置の作製方法
JP5105918B2 (ja) 半導体装置の作製方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090206

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090206

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111024

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111101

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111128

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120501

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120507

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120619

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120626

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150706

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150706

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees