JP4832835B2 - 不揮発性半導体記憶装置の読み書き制御方法 - Google Patents

不揮発性半導体記憶装置の読み書き制御方法 Download PDF

Info

Publication number
JP4832835B2
JP4832835B2 JP2005265080A JP2005265080A JP4832835B2 JP 4832835 B2 JP4832835 B2 JP 4832835B2 JP 2005265080 A JP2005265080 A JP 2005265080A JP 2005265080 A JP2005265080 A JP 2005265080A JP 4832835 B2 JP4832835 B2 JP 4832835B2
Authority
JP
Japan
Prior art keywords
vcc
voltage
circuit
drain
gnd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005265080A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007080338A (ja
JP2007080338A5 (https=
Inventor
雅章 三原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Genusion Inc
Original Assignee
Genusion Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Genusion Inc filed Critical Genusion Inc
Priority to JP2005265080A priority Critical patent/JP4832835B2/ja
Publication of JP2007080338A publication Critical patent/JP2007080338A/ja
Publication of JP2007080338A5 publication Critical patent/JP2007080338A5/ja
Application granted granted Critical
Publication of JP4832835B2 publication Critical patent/JP4832835B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Read Only Memory (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
JP2005265080A 2005-09-13 2005-09-13 不揮発性半導体記憶装置の読み書き制御方法 Expired - Fee Related JP4832835B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005265080A JP4832835B2 (ja) 2005-09-13 2005-09-13 不揮発性半導体記憶装置の読み書き制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005265080A JP4832835B2 (ja) 2005-09-13 2005-09-13 不揮発性半導体記憶装置の読み書き制御方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011167479A Division JP5238859B2 (ja) 2011-07-29 2011-07-29 不揮発性半導体記憶装置およびその読み書き制御方法

Publications (3)

Publication Number Publication Date
JP2007080338A JP2007080338A (ja) 2007-03-29
JP2007080338A5 JP2007080338A5 (https=) 2008-10-23
JP4832835B2 true JP4832835B2 (ja) 2011-12-07

Family

ID=37940501

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005265080A Expired - Fee Related JP4832835B2 (ja) 2005-09-13 2005-09-13 不揮発性半導体記憶装置の読み書き制御方法

Country Status (1)

Country Link
JP (1) JP4832835B2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5343916B2 (ja) 2010-04-16 2013-11-13 富士通セミコンダクター株式会社 半導体メモリ
JP2013218758A (ja) * 2012-04-06 2013-10-24 Genusion:Kk 不揮発性半導体記憶装置
US10269822B2 (en) 2015-12-29 2019-04-23 Taiwan Semiconductor Manufacturing Co., Ltd. Method to fabricate uniform tunneling dielectric of embedded flash memory cell
CN107039452B (zh) * 2015-12-29 2020-02-21 台湾积体电路制造股份有限公司 制造嵌入式闪存单元的均匀的隧道电介质的方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3878681B2 (ja) * 1995-06-15 2007-02-07 株式会社ルネサステクノロジ 不揮発性半導体記憶装置
JP2888181B2 (ja) * 1995-09-18 1999-05-10 日本電気株式会社 不揮発性半導体記憶装置
US5687118A (en) * 1995-11-14 1997-11-11 Programmable Microelectronics Corporation PMOS memory cell with hot electron injection programming and tunnelling erasing
JPH09246404A (ja) * 1996-03-04 1997-09-19 Mitsubishi Electric Corp 不揮発性半導体記憶装置
JP3962769B2 (ja) * 2004-11-01 2007-08-22 株式会社Genusion 不揮発性半導体記憶装置およびその書込方法

Also Published As

Publication number Publication date
JP2007080338A (ja) 2007-03-29

Similar Documents

Publication Publication Date Title
KR100458412B1 (ko) 전압 레벨을 변환하는 레벨 시프터 및 상기 레벨 시프터를구비한 반도체 기억 장치
US6288944B1 (en) NAND type nonvolatile memory with improved erase-verify operations
JP4084922B2 (ja) 不揮発性記憶装置の書込み方法
JP3886673B2 (ja) 不揮発性半導体記憶装置
US8017994B2 (en) Nonvolatile semiconductor memory
US20170178739A1 (en) Semiconductor memory device
JP4434405B2 (ja) 不揮発性半導体記憶装置
JPH0855921A (ja) フラッシュeepromメモリ・アレイおよびそのバイアス方法
JP2012133833A (ja) 不揮発性半導体記憶装置
CN101847440A (zh) 非易失性半导体存储装置及其读取方法
JP4562602B2 (ja) メモリーセル及び関連操作方法
US6567314B1 (en) Data programming implementation for high efficiency CHE injection
WO2006059375A1 (ja) 半導体装置および半導体装置の制御方法
KR100706247B1 (ko) 플래시 메모리 장치 및 그것의 독출 방법
CN103578557B (zh) 非易失性半导体存储装置及其读出方法
JP4113559B2 (ja) 不揮発性半導体記憶装置およびその書込方法
JP4832835B2 (ja) 不揮発性半導体記憶装置の読み書き制御方法
JP3976774B1 (ja) 不揮発性半導体記憶装置およびその制御方法
US5923589A (en) Non-volatile semiconductor memory device having long-life memory cells and data erasing method
JP5238859B2 (ja) 不揮発性半導体記憶装置およびその読み書き制御方法
JP2007080338A5 (https=)
JP2004503898A (ja) ワード線及び選択線における電圧を正確に制御するためにフラッシュメモリxデコーダの容量性負荷を減少させる方法
JP3263636B2 (ja) 不揮発性半導体メモリ装置
JPH06325582A (ja) 不揮発性記憶装置
TW520493B (en) Flash memory cell and method to achieve multiple bits per cell

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080827

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080827

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20100830

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20100916

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110531

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110729

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110823

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110921

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140930

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R255 Notification that request for automated payment was rejected

Free format text: JAPANESE INTERMEDIATE CODE: R2525

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees