JP4786682B2 - 半導体集積回路装置 - Google Patents

半導体集積回路装置 Download PDF

Info

Publication number
JP4786682B2
JP4786682B2 JP2008130915A JP2008130915A JP4786682B2 JP 4786682 B2 JP4786682 B2 JP 4786682B2 JP 2008130915 A JP2008130915 A JP 2008130915A JP 2008130915 A JP2008130915 A JP 2008130915A JP 4786682 B2 JP4786682 B2 JP 4786682B2
Authority
JP
Japan
Prior art keywords
address
memory cell
conversion
circuit
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008130915A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008198355A5 (https=
JP2008198355A (ja
Inventor
覚 高瀬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2008130915A priority Critical patent/JP4786682B2/ja
Publication of JP2008198355A publication Critical patent/JP2008198355A/ja
Publication of JP2008198355A5 publication Critical patent/JP2008198355A5/ja
Application granted granted Critical
Publication of JP4786682B2 publication Critical patent/JP4786682B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP2008130915A 2008-05-19 2008-05-19 半導体集積回路装置 Expired - Fee Related JP4786682B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008130915A JP4786682B2 (ja) 2008-05-19 2008-05-19 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008130915A JP4786682B2 (ja) 2008-05-19 2008-05-19 半導体集積回路装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2000065522A Division JP2001256793A (ja) 2000-03-09 2000-03-09 半導体集積回路装置

Publications (3)

Publication Number Publication Date
JP2008198355A JP2008198355A (ja) 2008-08-28
JP2008198355A5 JP2008198355A5 (https=) 2009-03-05
JP4786682B2 true JP4786682B2 (ja) 2011-10-05

Family

ID=39757116

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008130915A Expired - Fee Related JP4786682B2 (ja) 2008-05-19 2008-05-19 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JP4786682B2 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7835207B2 (en) * 2008-10-07 2010-11-16 Micron Technology, Inc. Stacked device remapping and repair
US9223665B2 (en) 2013-03-15 2015-12-29 Micron Technology, Inc. Apparatuses and methods for memory testing and repair

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5332A (en) * 1976-06-23 1978-01-05 Fujitsu Ltd Memory redundance system
JPS61157943A (ja) * 1984-12-28 1986-07-17 Matsushita Electric Ind Co Ltd マイクロプログラム制御計算機
JPH05189327A (ja) * 1992-01-17 1993-07-30 Fujitsu Ltd 集積回路の内蔵メモリ故障時の救済方法
JP2000021190A (ja) * 1998-07-06 2000-01-21 Toshiba Corp 半導体記憶装置

Also Published As

Publication number Publication date
JP2008198355A (ja) 2008-08-28

Similar Documents

Publication Publication Date Title
US6272056B1 (en) Semiconductor memory device capable of implementing redundancy-based repair efficiently in relation to layout and operating speed and semiconductor integrated circuit device having such semiconductor memory device
US5841709A (en) Memory having and method for testing redundant memory cells
US6876588B2 (en) Semiconductor storage device formed to optimize test technique and redundancy technology
US6084818A (en) Semiconductor memory device capable of efficient memory cell select operation with reduced element count
CN111833952B (zh) 用于熔丝锁存器冗余的设备和方法
US8730744B2 (en) Semiconductor memory with redundant word lines, system, and method of manufacturing semiconductor memory
US20080186783A1 (en) Redundancy circuit semiconductor memory device
JPH11219598A (ja) 半導体記憶装置
US6037799A (en) Circuit and method for selecting a signal
KR100380777B1 (ko) 반도체 기억 장치
US6388925B1 (en) Row redundancy scheme capable of replacing defective wordlines in one block with redundant wordlines in another block
US5771195A (en) Circuit and method for replacing a defective memory cell with a redundant memory cell
US6320801B1 (en) Redundancy circuit and redundancy method for semiconductor memory device
JP2003151293A (ja) 半導体メモリ
US20120224441A1 (en) Semiconductor memory apparatus
JP4786682B2 (ja) 半導体集積回路装置
JP2001256793A (ja) 半導体集積回路装置
KR100520597B1 (ko) 어드레스 공간을 변경할 수 있는 반도체 기억 장치
JP2015046205A (ja) 半導体装置
US11475976B2 (en) Latch circuit and semiconductor memory device including the same
KR102152690B1 (ko) 래치 회로 및 이를 포함하는 반도체 장치
US6256257B1 (en) Memory device including a burn-in controller for enabling multiple wordiness during wafer burn-in
JP3808667B2 (ja) 半導体集積回路装置
JP2009104711A (ja) 半導体メモリ
US8976617B2 (en) Semiconductor device having plural selection lines selected based on address signal

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080521

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081226

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110216

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110329

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110527

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110621

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110713

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140722

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees