JP2008198355A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008198355A5 JP2008198355A5 JP2008130915A JP2008130915A JP2008198355A5 JP 2008198355 A5 JP2008198355 A5 JP 2008198355A5 JP 2008130915 A JP2008130915 A JP 2008130915A JP 2008130915 A JP2008130915 A JP 2008130915A JP 2008198355 A5 JP2008198355 A5 JP 2008198355A5
- Authority
- JP
- Japan
- Prior art keywords
- address
- memory cell
- bit
- semiconductor integrated
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims 7
- 239000004065 semiconductor Substances 0.000 claims 7
- 230000002950 deficient Effects 0.000 claims 2
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008130915A JP4786682B2 (ja) | 2008-05-19 | 2008-05-19 | 半導体集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008130915A JP4786682B2 (ja) | 2008-05-19 | 2008-05-19 | 半導体集積回路装置 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000065522A Division JP2001256793A (ja) | 2000-03-09 | 2000-03-09 | 半導体集積回路装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2008198355A JP2008198355A (ja) | 2008-08-28 |
| JP2008198355A5 true JP2008198355A5 (https=) | 2009-03-05 |
| JP4786682B2 JP4786682B2 (ja) | 2011-10-05 |
Family
ID=39757116
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008130915A Expired - Fee Related JP4786682B2 (ja) | 2008-05-19 | 2008-05-19 | 半導体集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4786682B2 (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7835207B2 (en) * | 2008-10-07 | 2010-11-16 | Micron Technology, Inc. | Stacked device remapping and repair |
| US9223665B2 (en) | 2013-03-15 | 2015-12-29 | Micron Technology, Inc. | Apparatuses and methods for memory testing and repair |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5332A (en) * | 1976-06-23 | 1978-01-05 | Fujitsu Ltd | Memory redundance system |
| JPS61157943A (ja) * | 1984-12-28 | 1986-07-17 | Matsushita Electric Ind Co Ltd | マイクロプログラム制御計算機 |
| JPH05189327A (ja) * | 1992-01-17 | 1993-07-30 | Fujitsu Ltd | 集積回路の内蔵メモリ故障時の救済方法 |
| JP2000021190A (ja) * | 1998-07-06 | 2000-01-21 | Toshiba Corp | 半導体記憶装置 |
-
2008
- 2008-05-19 JP JP2008130915A patent/JP4786682B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI237828B (en) | Write path scheme in synchronous DRAM | |
| US9620194B1 (en) | Stacked memory device having serial to parallel address conversion, refresh control unit, and pipe control unit | |
| CN102655023A (zh) | 用于半导体存储器件的刷新控制电路及方法 | |
| CN101055768A (zh) | 半导体存储装置 | |
| JP2010244596A5 (https=) | ||
| JP2010267310A5 (ja) | 半導体チップの救済設計方法 | |
| JP2010511944A5 (https=) | ||
| JP2005122832A5 (https=) | ||
| JP2008198355A5 (https=) | ||
| JP2012053968A (ja) | 半導体メモリ装置 | |
| TWI554035B (zh) | 時脈介面裝置及方法 | |
| TW200634822A (en) | Repair control circuit of semiconductor memory device with reduced size | |
| CN1453793A (zh) | 具有测试模式的半导体存储器及应用它的存储系统 | |
| US20150058664A1 (en) | Dynamic memory cell replacement using column redundancy | |
| CN1992075A (zh) | 地址转换器半导体器件和具有它的半导体存储器件 | |
| JP5314640B2 (ja) | 半導体装置 | |
| US20110227593A1 (en) | Semiconductor device and test apparatus including the same | |
| US20150332786A1 (en) | Semiconductor memory device and method for operating the same | |
| CN1181505A (zh) | 半导体装置及半导体装置的内部功能识别方法 | |
| CN104900272A (zh) | 动态随机存取存储器的测试方法、测试焊盘的设计方法、存储器晶圆 | |
| US8767480B2 (en) | Semiconductor memory device and method of operating the same | |
| KR102225314B1 (ko) | 반도체 장치 및 동작 방법 | |
| US9257202B2 (en) | Semiconductor devices | |
| KR101477603B1 (ko) | 입력 테스트 비트 수를 감소하는 반도체 메모리 장치 및 이에 대한 테스트 데이터 기입 방법 | |
| JP5834798B2 (ja) | 半導体メモリ、半導体メモリの動作方法、システムおよび半導体メモリの製造方法 |