JP4717983B2 - 省消費電力型メモリモジュール及び計算機システム - Google Patents

省消費電力型メモリモジュール及び計算機システム Download PDF

Info

Publication number
JP4717983B2
JP4717983B2 JP2000178105A JP2000178105A JP4717983B2 JP 4717983 B2 JP4717983 B2 JP 4717983B2 JP 2000178105 A JP2000178105 A JP 2000178105A JP 2000178105 A JP2000178105 A JP 2000178105A JP 4717983 B2 JP4717983 B2 JP 4717983B2
Authority
JP
Japan
Prior art keywords
register
memory module
signal line
output
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000178105A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001357672A (ja
JP2001357672A5 (enExample
Inventor
功 大原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2000178105A priority Critical patent/JP4717983B2/ja
Publication of JP2001357672A publication Critical patent/JP2001357672A/ja
Publication of JP2001357672A5 publication Critical patent/JP2001357672A5/ja
Application granted granted Critical
Publication of JP4717983B2 publication Critical patent/JP4717983B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Memory System (AREA)
  • Dram (AREA)
JP2000178105A 2000-06-14 2000-06-14 省消費電力型メモリモジュール及び計算機システム Expired - Fee Related JP4717983B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000178105A JP4717983B2 (ja) 2000-06-14 2000-06-14 省消費電力型メモリモジュール及び計算機システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000178105A JP4717983B2 (ja) 2000-06-14 2000-06-14 省消費電力型メモリモジュール及び計算機システム

Publications (3)

Publication Number Publication Date
JP2001357672A JP2001357672A (ja) 2001-12-26
JP2001357672A5 JP2001357672A5 (enExample) 2007-07-26
JP4717983B2 true JP4717983B2 (ja) 2011-07-06

Family

ID=18679592

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000178105A Expired - Fee Related JP4717983B2 (ja) 2000-06-14 2000-06-14 省消費電力型メモリモジュール及び計算機システム

Country Status (1)

Country Link
JP (1) JP4717983B2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4410676B2 (ja) * 2002-07-01 2010-02-03 株式会社日立製作所 方向性結合式バスシステム
JP5486812B2 (ja) * 2009-01-09 2014-05-07 株式会社メガチップス メモリ制御回路
JP5668559B2 (ja) * 2011-03-22 2015-02-12 日本電気株式会社 情報処理装置、その制御方法およびプログラム

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51128234A (en) * 1975-04-30 1976-11-09 Toshiba Corp Mos-type semi-conductor memory
JPS56156985A (en) * 1980-02-04 1981-12-03 Texas Instruments Inc Decoder
JPS5891591A (ja) * 1981-11-27 1983-05-31 Toshiba Corp 半導体メモリのパワ−セ−ブ方式
JPS61105795A (ja) * 1984-10-29 1986-05-23 Nec Corp メモリ回路
JPH01201890A (ja) * 1988-02-05 1989-08-14 Fujitsu Ltd リード・オンリ・メモリ制御回路
JPH0377158A (ja) * 1989-08-18 1991-04-02 Mitsubishi Electric Corp マイクロプロセッサ
JP3189875B2 (ja) * 1997-06-04 2001-07-16 日本電気株式会社 ステートマシン
JPH1186526A (ja) * 1997-09-12 1999-03-30 Nec Eng Ltd メモリ制御装置
JP2000195287A (ja) * 1998-12-28 2000-07-14 Hitachi Ltd シフトレジスタ及びシリアル／パラレル変換回路並びに通信用ｌｓｉ

Also Published As

Publication number Publication date
JP2001357672A (ja) 2001-12-26

Similar Documents

Publication Publication Date Title
US9304579B2 (en) Fast-wake memory control
US6141283A (en) Method and apparatus for dynamically placing portions of a memory in a reduced power consumption state
US9666250B2 (en) Memory signal buffers and modules supporting variable access granularity
US6611905B1 (en) Memory interface with programable clock to output time based on wide range of receiver loads
US8065461B2 (en) Capturing read data
US20180067538A1 (en) Signaling interface with phase and framing calibration
US20030105932A1 (en) Emulation of memory clock enable pin and use of chip select for memory power control
KR100588599B1 (ko) 메모리 모듈 및 메모리 시스템
US20050182894A1 (en) Memory bus polarity indicator system and method for reducing the affects of simultaneous switching outputs (SSO) on memory bus timing
US20020156953A1 (en) Dynamic bus inversion method
WO1999028913A1 (en) A method and apparatus for dynamically placing portions of a memory in a reduced power consumption state
US20100257335A1 (en) Reconfigurable circuit with suspension control circuit
US5625847A (en) High-speed ISA bus control system for changing command cycle execution speed by selectively using ISA bus controller and high-speed bus controller
US5901322A (en) Method and apparatus for dynamic control of clocks in a multiple clock processor, particularly for a data cache
CN112486245B (zh) 可重构阵列时钟门控控制方法、装置、设备及介质
US6487617B1 (en) Source-destination re-timed cooperative communication bus
US6452865B1 (en) Method and apparatus for supporting N-bit width DDR memory interface using a common symmetrical read data path with 2N-bit internal bus width
JP4717983B2 (ja) 省消費電力型メモリモジュール及び計算機システム
WO2003071405A1 (en) Transferring data between differently clocked busses
EP1141832B1 (en) Regulating a data transfer time
US7405995B2 (en) Semiconductor storage device
US6260106B1 (en) Synchronous data storage system having re-drive circuits for reduced signal line loading
US7155630B2 (en) Method and unit for selectively enabling an input buffer based on an indication of a clock transition
JP2000163959A (ja) 半導体記憶装置
US6154820A (en) Arrangement for storing program instructions and data in a memory device and method therefor

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070611

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070611

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100630

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100830

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110316

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110331

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140408

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees