JP4672341B2 - 半導体記憶装置 - Google Patents
半導体記憶装置 Download PDFInfo
- Publication number
- JP4672341B2 JP4672341B2 JP2004337679A JP2004337679A JP4672341B2 JP 4672341 B2 JP4672341 B2 JP 4672341B2 JP 2004337679 A JP2004337679 A JP 2004337679A JP 2004337679 A JP2004337679 A JP 2004337679A JP 4672341 B2 JP4672341 B2 JP 4672341B2
- Authority
- JP
- Japan
- Prior art keywords
- bit line
- clock signal
- line pair
- lbl
- gbl
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
- G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1066—Output synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/002—Isolation gates, i.e. gates coupling bit lines to the sense amplifier
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
Description
Claims (5)
- 複数の記憶素子を含む複数のサブアレイと、
前記各サブアレイ内に配置された前記複数の記憶素子に接続された第1のビット線対と、
前記複数のサブアレイに対応して配置され、前記第1のビット線対からの信号が供給される第2のビット線対と、
を具備し、
前記第1のビット線対の一方及び他方は、クロック信号に同期して同時に動作し、前記第2のビット線対の一方及び他方は、前記クロック信号の1/2の周波数の信号により交互に動作することを特徴とする半導体記憶装置。 - 前記第1のビット線対の一方と前記第2のビット線対の一方の間に接続された第1の転送回路と、
前記第1のビット線対の他方と前記第2のビット線対の他方の間に接続された第2の転送回路とをさらに具備し、
前記第1、第2の転送回路は、前記クロック信号に応じて交互に動作し、前記第1のビット線対の一方を前記第2のビット線対の一方に接続し、前記第1のビット線対の他方を前記第2のビット線対の他方に接続することを特徴とする請求項1記載の半導体記憶装置。 - 前記第2のビット線対に接続され、前記クロック信号によって前記第2のビット線対の一方又は他方を選択する選択回路をさらに具備することを特徴とする請求項2記載の半導体記憶装置。
- 前記第1のビット線対にそれぞれ接続され、前記クロック信号により前記第1のビット線対を同時に充電する複数の第1のトランジスタをさらに具備することを特徴とする請求項2記載の半導体記憶装置。
- 前記第2のビット線対にそれぞれ接続され、前記クロック信号1/2の周波数の信号により前記第2のビット線対の一方及び他方を交互に充電する複数の第2のトランジスタをさらに具備することを特徴とする請求項3記載の半導体記憶装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004337679A JP4672341B2 (ja) | 2004-11-22 | 2004-11-22 | 半導体記憶装置 |
US11/087,600 US7095673B2 (en) | 2004-11-22 | 2005-03-24 | Semiconductor memory device capable of operating at high speed |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004337679A JP4672341B2 (ja) | 2004-11-22 | 2004-11-22 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006147079A JP2006147079A (ja) | 2006-06-08 |
JP4672341B2 true JP4672341B2 (ja) | 2011-04-20 |
Family
ID=36460798
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004337679A Expired - Fee Related JP4672341B2 (ja) | 2004-11-22 | 2004-11-22 | 半導体記憶装置 |
Country Status (2)
Country | Link |
---|---|
US (1) | US7095673B2 (ja) |
JP (1) | JP4672341B2 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4965981B2 (ja) * | 2006-11-30 | 2012-07-04 | 株式会社東芝 | 半導体記憶装置 |
WO2009044795A1 (ja) * | 2007-10-02 | 2009-04-09 | Nec Corporation | 半導体記憶装置 |
JP2013235636A (ja) * | 2012-05-09 | 2013-11-21 | Ps4 Luxco S A R L | 半導体装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000182399A (ja) * | 1998-09-24 | 2000-06-30 | Fujitsu Ltd | 半導体記憶装置及びその制御方法 |
JP2001035168A (ja) * | 1999-06-30 | 2001-02-09 | Samsung Electronics Co Ltd | データ出力パスのデータライン上のデータをラッチする回路を具備する半導体メモリ装置及びこの半導体メモリ装置のデータラッチ方法 |
JP2001229674A (ja) * | 1999-12-08 | 2001-08-24 | Hitachi Ltd | 半導体装置 |
JP2002100188A (ja) * | 2000-09-25 | 2002-04-05 | Mitsubishi Electric Corp | 半導体記憶装置 |
JP2004079099A (ja) * | 2002-08-20 | 2004-03-11 | Fujitsu Ltd | 半導体メモリ |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0291896A (ja) * | 1988-09-27 | 1990-03-30 | Nec Corp | Mosメモリー回路 |
JP3279681B2 (ja) * | 1992-09-03 | 2002-04-30 | 株式会社日立製作所 | 半導体装置 |
JPH06243686A (ja) * | 1993-02-19 | 1994-09-02 | Oki Electric Ind Co Ltd | 半導体メモリ装置 |
KR0147708B1 (ko) | 1995-05-22 | 1998-11-02 | 김주용 | 양지향성 계층적 비트라인 |
JPH09106669A (ja) * | 1995-08-08 | 1997-04-22 | Hitachi Ltd | シンクロナスdramと半導体記憶装置 |
JP3824689B2 (ja) * | 1995-09-05 | 2006-09-20 | 株式会社ルネサステクノロジ | 同期型半導体記憶装置 |
JPH1021686A (ja) * | 1996-06-28 | 1998-01-23 | Hitachi Ltd | 半導体記憶装置 |
SE513573C2 (sv) * | 1999-03-04 | 2000-10-02 | Fredrik Lilieblad | Sätt och anordning för omslutande applicering av ett överdrag på en tablett, kapsel, piller eller liknande |
US6704828B1 (en) * | 2000-08-31 | 2004-03-09 | Micron Technology, Inc. | System and method for implementing data pre-fetch having reduced data lines and/or higher data rates |
JP3860403B2 (ja) | 2000-09-25 | 2006-12-20 | 株式会社東芝 | 半導体メモリ装置 |
-
2004
- 2004-11-22 JP JP2004337679A patent/JP4672341B2/ja not_active Expired - Fee Related
-
2005
- 2005-03-24 US US11/087,600 patent/US7095673B2/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000182399A (ja) * | 1998-09-24 | 2000-06-30 | Fujitsu Ltd | 半導体記憶装置及びその制御方法 |
JP2001035168A (ja) * | 1999-06-30 | 2001-02-09 | Samsung Electronics Co Ltd | データ出力パスのデータライン上のデータをラッチする回路を具備する半導体メモリ装置及びこの半導体メモリ装置のデータラッチ方法 |
JP2001229674A (ja) * | 1999-12-08 | 2001-08-24 | Hitachi Ltd | 半導体装置 |
JP2002100188A (ja) * | 2000-09-25 | 2002-04-05 | Mitsubishi Electric Corp | 半導体記憶装置 |
JP2004079099A (ja) * | 2002-08-20 | 2004-03-11 | Fujitsu Ltd | 半導体メモリ |
Also Published As
Publication number | Publication date |
---|---|
US20060109732A1 (en) | 2006-05-25 |
JP2006147079A (ja) | 2006-06-08 |
US7095673B2 (en) | 2006-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7489588B2 (en) | Semiconductor memory device having a main amplifier equipped with a current control circuit in a burst read operation | |
US7339850B2 (en) | Semiconductor memory device allowing high-speed data reading | |
US6292403B1 (en) | Circuit and method for implementing single-cycle read/write operation(s), and random access memory including the circuit and/or practicing the method | |
JP4370507B2 (ja) | 半導体集積回路装置 | |
JP4632114B2 (ja) | 半導体集積回路装置 | |
US8520449B2 (en) | Semiconductor device and control method thereof | |
US6078542A (en) | Semiconductor memory device implementing multi-bank configuration with reduced number of signal lines | |
US6678198B2 (en) | Pseudo differential sensing method and apparatus for DRAM cell | |
US6768692B2 (en) | Multiple subarray DRAM having a single shared sense amplifier | |
JP2001084776A (ja) | 半導体記憶装置 | |
US8000156B2 (en) | Memory device with propagation circuitry in each sub-array and method thereof | |
US6388937B2 (en) | Semiconductor memory device | |
US8472272B2 (en) | Semiconductor device having hierarchical bit line structure | |
US7772911B2 (en) | Timing control circuit and semiconductor storage device | |
JP2011170918A (ja) | 半導体記憶装置 | |
JP2002124086A (ja) | ダイナミックランダムアクセスメモリのための読出データ経路 | |
US5598375A (en) | Static random access memory dynamic address decoder with non-overlap word-line enable | |
US7016235B2 (en) | Data sorting in memories | |
US7095673B2 (en) | Semiconductor memory device capable of operating at high speed | |
JP2004127440A (ja) | マルチポートメモリ回路 | |
US6909665B2 (en) | Semiconductor memory device having high-speed input/output architecture | |
JP2008198243A (ja) | 半導体記憶装置 | |
JP3284281B2 (ja) | 半導体記憶装置 | |
JP5418207B2 (ja) | 半導体メモリ、半導体メモリの動作方法およびシステム | |
JPH04238193A (ja) | 半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070720 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100409 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100420 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100616 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101221 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110119 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140128 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |