JP4582144B2 - 熱伝導シートおよびその製造方法、並びに熱伝導シートを用いたパワーモジュール - Google Patents
熱伝導シートおよびその製造方法、並びに熱伝導シートを用いたパワーモジュール Download PDFInfo
- Publication number
- JP4582144B2 JP4582144B2 JP2007525482A JP2007525482A JP4582144B2 JP 4582144 B2 JP4582144 B2 JP 4582144B2 JP 2007525482 A JP2007525482 A JP 2007525482A JP 2007525482 A JP2007525482 A JP 2007525482A JP 4582144 B2 JP4582144 B2 JP 4582144B2
- Authority
- JP
- Japan
- Prior art keywords
- thin
- conductive sheet
- heat conductive
- sheet
- pieces
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3733—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Laminated Bodies (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2005/013461 WO2007010615A1 (ja) | 2005-07-22 | 2005-07-22 | 熱伝導シートおよびその製造方法、並びに熱伝導シートを用いたパワーモジュール |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2007010615A1 JPWO2007010615A1 (ja) | 2009-01-29 |
| JP4582144B2 true JP4582144B2 (ja) | 2010-11-17 |
Family
ID=37668504
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007525482A Expired - Fee Related JP4582144B2 (ja) | 2005-07-22 | 2005-07-22 | 熱伝導シートおよびその製造方法、並びに熱伝導シートを用いたパワーモジュール |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP4582144B2 (enExample) |
| TW (1) | TW200705627A (enExample) |
| WO (1) | WO2007010615A1 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101454909B (zh) * | 2006-05-31 | 2012-05-23 | 电气化学工业株式会社 | Led光源单元 |
| CA2676947C (en) * | 2007-01-30 | 2014-03-25 | Denki Kagaku Kogyo Kabushiki Kaisha | Led light source unit |
| JP4854571B2 (ja) * | 2007-04-06 | 2012-01-18 | 三菱電機株式会社 | 半導体レーザ装置 |
| JP2010073965A (ja) * | 2008-09-19 | 2010-04-02 | Denso Corp | 半導体冷却ユニット |
| JP5484429B2 (ja) * | 2011-11-18 | 2014-05-07 | 三菱電機株式会社 | 電力変換装置 |
| JP5877056B2 (ja) * | 2011-12-22 | 2016-03-02 | 日本シイエムケイ株式会社 | パワーモジュール用絶縁放熱基板とその製造方法 |
| JP6813473B2 (ja) * | 2017-12-26 | 2021-01-13 | 公益財団法人鉄道総合技術研究所 | 放熱基板及びその製造方法 |
| JP2019176060A (ja) * | 2018-03-29 | 2019-10-10 | 帝人株式会社 | 電気絶縁性熱伝導シート及びその製造方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1995002313A1 (fr) * | 1993-07-06 | 1995-01-19 | Kabushiki Kaisha Toshiba | Feuille d'evacuation thermique |
| JP2004172286A (ja) * | 2002-11-19 | 2004-06-17 | Kyocera Chemical Corp | 熱伝導シート |
-
2005
- 2005-07-22 JP JP2007525482A patent/JP4582144B2/ja not_active Expired - Fee Related
- 2005-07-22 WO PCT/JP2005/013461 patent/WO2007010615A1/ja not_active Ceased
- 2005-09-13 TW TW094131420A patent/TW200705627A/zh not_active IP Right Cessation
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1995002313A1 (fr) * | 1993-07-06 | 1995-01-19 | Kabushiki Kaisha Toshiba | Feuille d'evacuation thermique |
| JP2004172286A (ja) * | 2002-11-19 | 2004-06-17 | Kyocera Chemical Corp | 熱伝導シート |
Also Published As
| Publication number | Publication date |
|---|---|
| TW200705627A (en) | 2007-02-01 |
| WO2007010615A1 (ja) | 2007-01-25 |
| TWI294175B (enExample) | 2008-03-01 |
| JPWO2007010615A1 (ja) | 2009-01-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6224171B2 (ja) | 半導体モジュールの製造方法 | |
| JP6336138B2 (ja) | 半導体装置 | |
| JP2019502251A (ja) | 高出力素子用放熱板材 | |
| WO2008087373A2 (en) | Structures with improved properties | |
| JP6643975B2 (ja) | 半導体装置の製造方法 | |
| JP6508193B2 (ja) | 半導体装置の製造方法および半導体装置 | |
| KR20160108307A (ko) | 전자회로장치 | |
| JP4582144B2 (ja) | 熱伝導シートおよびその製造方法、並びに熱伝導シートを用いたパワーモジュール | |
| JP5954374B2 (ja) | 絶縁基板、その製造方法、半導体モジュールおよび半導体装置 | |
| JP2010192591A (ja) | 電力用半導体装置とその製造方法 | |
| US11935811B2 (en) | Baseplate for a semiconductor module and method for producing a baseplate | |
| JP5928324B2 (ja) | 電力用半導体装置 | |
| CN110943057B (zh) | 功率半导体模块装置 | |
| JP7072624B1 (ja) | 電力用半導体装置および電力用半導体装置の製造方法 | |
| JP2017139325A (ja) | 半導体モジュール及び半導体モジュールの製造方法 | |
| EP3416186A1 (en) | Semiconductor substrate arrangement with a connection layer with regions of different porosity and method for producing the same | |
| JP5630375B2 (ja) | 絶縁基板、その製造方法、半導体モジュールおよび半導体装置 | |
| JP4075225B2 (ja) | セラミックス・樹脂複合板、セラミックス・樹脂複合基板およびその製造方法 | |
| JP2014030059A (ja) | 絶縁基板、その製造方法、半導体モジュールおよび半導体装置 | |
| US20230154811A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
| JP7135951B2 (ja) | 絶縁回路基板の製造方法 | |
| JP6825411B2 (ja) | 絶縁回路基板、絶縁回路基板の製造方法 | |
| JP4485893B2 (ja) | 電子部品収納用パッケージおよび電子装置 | |
| WO2025169539A1 (ja) | ヒートシンク付き絶縁回路基板の製造方法 | |
| JP7063559B2 (ja) | ベース板及びパワーモジュール |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100413 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100608 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100803 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100816 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 4582144 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130910 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |