JP4491113B2 - 半導体集積回路の設計方法 - Google Patents

半導体集積回路の設計方法 Download PDF

Info

Publication number
JP4491113B2
JP4491113B2 JP2000167839A JP2000167839A JP4491113B2 JP 4491113 B2 JP4491113 B2 JP 4491113B2 JP 2000167839 A JP2000167839 A JP 2000167839A JP 2000167839 A JP2000167839 A JP 2000167839A JP 4491113 B2 JP4491113 B2 JP 4491113B2
Authority
JP
Japan
Prior art keywords
power supply
supply wiring
circuit block
circuit
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000167839A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001060626A (ja
JP2001060626A5 (enExample
Inventor
賢輔 鳥居
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP2000167839A priority Critical patent/JP4491113B2/ja
Priority to US09/592,244 priority patent/US6550049B1/en
Publication of JP2001060626A publication Critical patent/JP2001060626A/ja
Publication of JP2001060626A5 publication Critical patent/JP2001060626A5/ja
Application granted granted Critical
Publication of JP4491113B2 publication Critical patent/JP4491113B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2000167839A 1999-06-14 2000-06-05 半導体集積回路の設計方法 Expired - Fee Related JP4491113B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000167839A JP4491113B2 (ja) 1999-06-14 2000-06-05 半導体集積回路の設計方法
US09/592,244 US6550049B1 (en) 1999-06-14 2000-06-13 Semiconductor integrated circuit and method of designing the same

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP11-166937 1999-06-14
JP16693799 1999-06-14
JP2000167839A JP4491113B2 (ja) 1999-06-14 2000-06-05 半導体集積回路の設計方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2006260202A Division JP4544230B2 (ja) 1999-06-14 2006-09-26 半導体集積回路

Publications (3)

Publication Number Publication Date
JP2001060626A JP2001060626A (ja) 2001-03-06
JP2001060626A5 JP2001060626A5 (enExample) 2006-11-09
JP4491113B2 true JP4491113B2 (ja) 2010-06-30

Family

ID=26491131

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000167839A Expired - Fee Related JP4491113B2 (ja) 1999-06-14 2000-06-05 半導体集積回路の設計方法

Country Status (2)

Country Link
US (1) US6550049B1 (enExample)
JP (1) JP4491113B2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10680014B2 (en) 2017-09-07 2020-06-09 Samsung Electronics Co., Ltd. Integrated circuit including asymmetric ending cells and system-on-chip including the same

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6958545B2 (en) * 2004-01-12 2005-10-25 International Business Machines Corporation Method for reducing wiring congestion in a VLSI chip design
US7412900B2 (en) * 2005-09-30 2008-08-19 Rockwell Automation Technologies, Inc. Sensor mounting structure with adjustable swivel ball and panel mounting mechanism
JP2008091722A (ja) * 2006-10-03 2008-04-17 Matsushita Electric Ind Co Ltd 半導体集積回路
JP4353257B2 (ja) 2007-02-20 2009-10-28 セイコーエプソン株式会社 集積回路装置及び電子機器
US8195995B2 (en) * 2008-07-02 2012-06-05 Infineon Technologies Ag Integrated circuit and method of protecting a circuit part of an integrated circuit

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4815003A (en) * 1987-06-19 1989-03-21 General Electric Company Structured design method for high density standard cell and macrocell layout of VLSI chips
US5822214A (en) * 1994-11-02 1998-10-13 Lsi Logic Corporation CAD for hexagonal architecture
US5623420A (en) * 1994-11-16 1997-04-22 Sun Microsystems, Inc. Method and apparatus to distribute spare cells within a standard cell region of an integrated circuit
US6175952B1 (en) * 1997-05-27 2001-01-16 Altera Corporation Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions
US6000829A (en) * 1996-09-11 1999-12-14 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit capable of compensating for flucuations in power supply voltage level and method of manufacturing the same
JPH10284690A (ja) * 1997-04-07 1998-10-23 Toshiba Corp 半導体集積回路装置及びその電源配線方法
US6336207B2 (en) * 1997-05-27 2002-01-01 Matsushita Electric Industrial Co., Ltd. Method and apparatus for designing LSI layout, cell library for designing LSI layout and semiconductor integrated circuit
US6114903A (en) * 1998-01-14 2000-09-05 Lsi Logic Corporation Layout architecture for core I/O buffer
US6308307B1 (en) * 1998-01-29 2001-10-23 Texas Instruments Incorporated Method for power routing and distribution in an integrated circuit with multiple interconnect layers
US6083271A (en) * 1998-05-05 2000-07-04 Lsi Logic Corporation Method and apparatus for specifying multiple power domains in electronic circuit designs
JP3971033B2 (ja) * 1998-07-28 2007-09-05 富士通株式会社 レイアウトデータ作成方法、レイアウトデータ作成装置、及び、記録媒体
US6260184B1 (en) * 1998-10-20 2001-07-10 International Business Machines Corporation Design of an integrated circuit by selectively reducing or maintaining power lines of the device
US6202191B1 (en) * 1999-06-15 2001-03-13 International Business Machines Corporation Electromigration resistant power distribution network

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10680014B2 (en) 2017-09-07 2020-06-09 Samsung Electronics Co., Ltd. Integrated circuit including asymmetric ending cells and system-on-chip including the same
US11189640B2 (en) 2017-09-07 2021-11-30 Samsung Electronics Co., Ltd. Integrated circuit including asymmetric ending cells and system-on-chip including the same
US12453177B2 (en) 2017-09-07 2025-10-21 Samsung Electronics Co., Ltd. Integrated circuit including asymmetric ending cells and system-on-chip including the same

Also Published As

Publication number Publication date
JP2001060626A (ja) 2001-03-06
US6550049B1 (en) 2003-04-15

Similar Documents

Publication Publication Date Title
JP2509755B2 (ja) 半導体集積回路製造方法
JPH0527981B2 (enExample)
JPH0282552A (ja) 半導体集積回路
JP2008244501A (ja) 半導体集積回路装置
US6693452B1 (en) Floor planning for programmable gate array having embedded fixed logic circuitry
JP4491113B2 (ja) 半導体集積回路の設計方法
JP2675659B2 (ja) 集積回路のセルレイアウト方法
JPH0785490B2 (ja) 集積回路装置
JPH04216668A (ja) 半導体集積回路
JP4544230B2 (ja) 半導体集積回路
US5621653A (en) Method of and an apparatus for converting layout data in conductive portions
EP1520298B1 (en) Integrated circuit having building blocks
JP3541782B2 (ja) 半導体集積回路の設計方法
JPH10189743A (ja) 半導体集積回路及び半導体集積回路の配線レイアウト方法
JP3790202B2 (ja) 半導体集積回路の電源配線方法および半導体集積回路
JP2757445B2 (ja) 半導体装置
JPS61190958A (ja) 半導体集積回路
JP4159257B2 (ja) 半導体集積回路装置及びその配置配線方法
JP3213525B2 (ja) 電源パッドの自動配置方法
JPS63132448A (ja) ゲ−トアレイの自動配線方法
JP2001015606A (ja) 電源回路ライブラリ
JPH03147350A (ja) マスタースライス方式集積回路装置
JPH02138758A (ja) 半導体装置
JP2000124319A (ja) 半導体集積回路の配線方法
JP2005217314A (ja) 半導体集積回路

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20051227

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060926

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20060926

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20060926

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070116

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070319

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070417

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070516

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20070705

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20070727

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100405

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130409

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130409

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140409

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees
S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350