JP4481490B2 - 二値加算器 - Google Patents

二値加算器 Download PDF

Info

Publication number
JP4481490B2
JP4481490B2 JP2000539394A JP2000539394A JP4481490B2 JP 4481490 B2 JP4481490 B2 JP 4481490B2 JP 2000539394 A JP2000539394 A JP 2000539394A JP 2000539394 A JP2000539394 A JP 2000539394A JP 4481490 B2 JP4481490 B2 JP 4481490B2
Authority
JP
Japan
Prior art keywords
output
optical
optical logic
logic element
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000539394A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002508557A5 (enExample
JP2002508557A (ja
Inventor
ポースティー、アリステア・ジェームス
ブロー、キース・ジェームス
マニング、ロバート・ジョン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
British Telecommunications PLC
Original Assignee
British Telecommunications PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by British Telecommunications PLC filed Critical British Telecommunications PLC
Publication of JP2002508557A publication Critical patent/JP2002508557A/ja
Publication of JP2002508557A5 publication Critical patent/JP2002508557A5/ja
Application granted granted Critical
Publication of JP4481490B2 publication Critical patent/JP4481490B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/5055—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination in which one operand is a constant, i.e. incrementers or decrementers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06E—OPTICAL COMPUTING DEVICES; COMPUTING DEVICES USING OTHER RADIATIONS WITH SIMILAR PROPERTIES
    • G06E1/00—Devices for processing exclusively digital data
    • G06E1/02—Devices for processing exclusively digital data operating upon the order or content of the data handled
    • G06E1/04—Devices for processing exclusively digital data operating upon the order or content of the data handled for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/504—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Optical Communication System (AREA)
  • Image Analysis (AREA)
JP2000539394A 1997-12-15 1998-12-08 二値加算器 Expired - Fee Related JP4481490B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB9726477.4 1997-12-15
GBGB9726477.4A GB9726477D0 (en) 1997-12-15 1997-12-15 Binary adder
PCT/GB1998/003655 WO1999031562A2 (en) 1997-12-15 1998-12-08 Binary adder

Publications (3)

Publication Number Publication Date
JP2002508557A JP2002508557A (ja) 2002-03-19
JP2002508557A5 JP2002508557A5 (enExample) 2006-02-16
JP4481490B2 true JP4481490B2 (ja) 2010-06-16

Family

ID=10823636

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000539394A Expired - Fee Related JP4481490B2 (ja) 1997-12-15 1998-12-08 二値加算器

Country Status (8)

Country Link
US (1) US6711604B1 (enExample)
EP (1) EP1038208B1 (enExample)
JP (1) JP4481490B2 (enExample)
AU (1) AU1494899A (enExample)
CA (1) CA2313241C (enExample)
DE (1) DE69817614T2 (enExample)
GB (1) GB9726477D0 (enExample)
WO (1) WO1999031562A2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2533078C1 (ru) * 2013-07-09 2014-11-20 Федеральное государственное бюджетное образовательное учреждение высшего профессионального образования "Ульяновский государственный технический университет" Двоичный сумматор

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61138337A (ja) * 1984-12-10 1986-06-25 Matsushita Electric Ind Co Ltd 計数回路
GB2201534A (en) * 1987-02-19 1988-09-01 British Telecomm Arithmetic assembly
JP3182143B2 (ja) * 1989-06-23 2001-07-03 浜松ホトニクス株式会社 光全加算器
US5136530A (en) * 1990-07-26 1992-08-04 Yao Li Ultrafast digital optical signal processing using a Venn diagram based spatial encoding technique
US5644123A (en) * 1994-12-16 1997-07-01 Rocky Mountain Research Center Photonic signal processing, amplification, and computing using special interference

Also Published As

Publication number Publication date
DE69817614D1 (de) 2003-10-02
WO1999031562A2 (en) 1999-06-24
CA2313241C (en) 2005-08-23
AU1494899A (en) 1999-07-05
GB9726477D0 (en) 1998-02-11
CA2313241A1 (en) 1999-06-24
EP1038208A2 (en) 2000-09-27
US6711604B1 (en) 2004-03-23
WO1999031562A3 (en) 1999-07-29
DE69817614T2 (de) 2004-06-17
EP1038208B1 (en) 2003-08-27
JP2002508557A (ja) 2002-03-19

Similar Documents

Publication Publication Date Title
JP2012529874A (ja) 高速高密度通信システムのための光相互結合構成
JP2530069B2 (ja) 光論理装置
JPH0675264A (ja) 光巡回シフトレジスタ
JP4481490B2 (ja) 二値加算器
US6437725B1 (en) Parallel to serial converter
JP3034764B2 (ja) 光通信装置
US20030048497A1 (en) Bit differential processing
US6369921B1 (en) Parity determining apparatus and method
US8201015B2 (en) Control card circuit and method for selecting a synchronization source among a plurality of line card circuits
US6452704B1 (en) Method of obtaining an optical signal stream
US7869107B2 (en) Optical circuit for comparing two N-bit binary words
JP3810798B2 (ja) 光スイッチ
JPH0675907A (ja) データ伝送システム
US7260329B1 (en) All optical time division multiplexer and packet switch using optical codewords and optically actuated optical switches
JPH03103838A (ja) 光信号可変遅延装置を用いた光クロックの遅延方法
JP6710524B2 (ja) 光パケットの複製回路
JP2003069495A (ja) 光パルス列一致判定装置
JP6536959B2 (ja) 光論理回路および加算器
JP2001526415A (ja) 光アド／ドロップマルチプレクサ
GB2386728A (en) All optical exclusive OR (XOR) gate
GB2450543A (en) Semiconductor ring laser bistable device for optical processing such as pulse shaping
KR960006466B1 (ko) 전송시스템의 데이타 리타이밍회로
JP2855878B2 (ja) 光セルフルーティング回路
GB2201534A (en) Arithmetic assembly
Blumenthal et al. A two-by-two photonic switch for computer interconnects

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051125

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051125

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071205

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071211

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20080311

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20080318

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080603

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081014

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20090114

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20090121

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090410

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090929

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100129

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20100208

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100223

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100318

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130326

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140326

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees