JP4439459B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP4439459B2 JP4439459B2 JP2005316184A JP2005316184A JP4439459B2 JP 4439459 B2 JP4439459 B2 JP 4439459B2 JP 2005316184 A JP2005316184 A JP 2005316184A JP 2005316184 A JP2005316184 A JP 2005316184A JP 4439459 B2 JP4439459 B2 JP 4439459B2
- Authority
- JP
- Japan
- Prior art keywords
- conductive
- conductive path
- insulating resin
- semiconductor device
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Description
電子材料(1998年9月号22頁〜)の特集「CSP技術とそれを支える実装材料・装置」
上面にボンディングパッド電極を有する半導体素子と、
前記半導体素子の下面と固着されるダイパッドと、
前記半導体素子の周辺において前記ボンディングパッド電極と金属細線を介して接続される導電路と、
前記半導体素子、前記ダイパッド及び前記導電路を封止する絶縁性樹脂とを具備し、
前記ダイパッド及び前記導電路は、その裏面が前記絶縁性樹脂から露出し、
前記導電路は、前記金属細線との接続箇所から前記半導体素子の下面まで延在するとともに、前記下面に位置する所定部においては幅が広くなるように形成され、
前記半導体素子の下面と前記導電路との間には絶縁材料が形成されていることで解決するものである。
まず本発明の半導体装置について図1を参照しながらその構造について説明する。尚、図1Aは、半導体装置の平面図であり、図1Bは、A−A線の断面図である。
次に図2〜図9を使って半導体装置13の製造方法について説明する。
11A〜11D 導電路
12 半導体チップ
13 半導体装置
14 分離溝
15 湾曲構造
70 実装基板
Claims (3)
- 上面にボンディングパッド電極を有する半導体素子と、
前記半導体素子の下面と固着されるダイパッドと、
前記半導体素子の周辺において前記ボンディングパッド電極と金属細線を介して接続される導電路と、
前記半導体素子、前記ダイパッド及び前記導電路を封止する絶縁性樹脂とを具備し、
前記ダイパッド及び前記導電路は、その裏面が前記絶縁性樹脂から露出し、
前記導電路は、前記金属細線との接続箇所から前記半導体素子の下面まで延在するとともに、前記下面に位置する所定部においては幅が広くなるように形成され、
前記半導体素子の下面と前記導電路との間には絶縁材料が形成されていることを特徴とする半導体装置。 - 前記ダイパッド及び前記導電路の側面は湾曲構造を有することを特徴とする請求項1記載の半導体装置。
- 前記半導体素子の下面と前記ダイパッド電極との間には、導電材料が形成されていることを特徴とする請求項2記載の半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005316184A JP4439459B2 (ja) | 2005-10-31 | 2005-10-31 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005316184A JP4439459B2 (ja) | 2005-10-31 | 2005-10-31 | 半導体装置 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2000088735A Division JP3759572B2 (ja) | 2000-03-28 | 2000-03-28 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006054496A JP2006054496A (ja) | 2006-02-23 |
JP4439459B2 true JP4439459B2 (ja) | 2010-03-24 |
Family
ID=36031709
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005316184A Expired - Fee Related JP4439459B2 (ja) | 2005-10-31 | 2005-10-31 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4439459B2 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6164536B2 (ja) * | 2015-07-13 | 2017-07-19 | 大日本印刷株式会社 | 半導体装置および半導体装置の製造方法 |
-
2005
- 2005-10-31 JP JP2005316184A patent/JP4439459B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2006054496A (ja) | 2006-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100407595B1 (ko) | 반도체 장치 및 그 제조 방법 | |
JP3650001B2 (ja) | 半導体装置およびその製造方法 | |
US6548328B1 (en) | Circuit device and manufacturing method of circuit device | |
US7091606B2 (en) | Circuit device and manufacturing method of circuit device and semiconductor module | |
JP2002118214A (ja) | 半導体装置および半導体モジュール | |
KR20020027148A (ko) | 반도체 장치 및 반도체 모듈 | |
JP2008210912A (ja) | 半導体装置及びその製造方法 | |
JP3634735B2 (ja) | 半導体装置および半導体モジュール | |
JP3759572B2 (ja) | 半導体装置 | |
JP2005286057A (ja) | 回路装置およびその製造方法 | |
JP2001257291A (ja) | 回路装置 | |
JP3668101B2 (ja) | 半導体装置 | |
JP4439459B2 (ja) | 半導体装置 | |
KR102345062B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
JP3963914B2 (ja) | 半導体装置 | |
JP4863836B2 (ja) | 半導体装置 | |
JP3676197B2 (ja) | 半導体装置および混成集積回路装置 | |
JP2001274290A (ja) | 回路装置 | |
JP4393503B2 (ja) | 半導体装置 | |
JP2005175509A (ja) | 回路装置 | |
JP4751585B2 (ja) | 半導体装置の製造方法 | |
JP3691328B2 (ja) | 回路装置および回路モジュール | |
JP4393526B2 (ja) | 半導体装置の製造方法 | |
KR100533762B1 (ko) | 반도체패키지 | |
JP4744071B2 (ja) | 半導体モジュール |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070605 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081104 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081225 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090224 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090427 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090714 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090909 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091208 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100105 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130115 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130115 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |