JP4435170B2 - シリアルリンクトランスミッタにおける節電 - Google Patents
シリアルリンクトランスミッタにおける節電 Download PDFInfo
- Publication number
- JP4435170B2 JP4435170B2 JP2006537280A JP2006537280A JP4435170B2 JP 4435170 B2 JP4435170 B2 JP 4435170B2 JP 2006537280 A JP2006537280 A JP 2006537280A JP 2006537280 A JP2006537280 A JP 2006537280A JP 4435170 B2 JP4435170 B2 JP 4435170B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- emphasis
- segment
- segments
- delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000003111 delayed effect Effects 0.000 claims abstract description 15
- 230000008859 change Effects 0.000 claims abstract description 5
- 238000000034 method Methods 0.000 claims description 11
- 238000010586 diagram Methods 0.000 description 8
- 230000005540 biological transmission Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000011664 signaling Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 230000003044 adaptive effect Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
- H03K17/164—Soft switching using parallel switching arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Logic Circuits (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Optical Communication System (AREA)
- Electroluminescent Light Sources (AREA)
- Nitrogen Condensed Heterocyclic Rings (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/697,514 US7187206B2 (en) | 2003-10-30 | 2003-10-30 | Power savings in serial link transmitters |
| PCT/EP2004/052589 WO2005050936A1 (en) | 2003-10-30 | 2004-10-20 | Power savings in serial link transmitters |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2007510343A JP2007510343A (ja) | 2007-04-19 |
| JP2007510343A5 JP2007510343A5 (https=) | 2009-07-02 |
| JP4435170B2 true JP4435170B2 (ja) | 2010-03-17 |
Family
ID=34573253
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006537280A Expired - Fee Related JP4435170B2 (ja) | 2003-10-30 | 2004-10-20 | シリアルリンクトランスミッタにおける節電 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7187206B2 (https=) |
| EP (1) | EP1692831B1 (https=) |
| JP (1) | JP4435170B2 (https=) |
| CN (1) | CN1875592A (https=) |
| AT (1) | ATE454779T1 (https=) |
| DE (1) | DE602004025034D1 (https=) |
| WO (1) | WO2005050936A1 (https=) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7756197B1 (en) * | 2003-11-26 | 2010-07-13 | Pmc-Sierra, Inc. | Built in self test (BIST) for high-speed serial transceivers |
| US7342983B2 (en) * | 2004-02-24 | 2008-03-11 | Agere Systems, Inc. | Apparatus and method for digitally filtering spurious transitions on a digital signal |
| JP4756965B2 (ja) * | 2005-09-13 | 2011-08-24 | ルネサスエレクトロニクス株式会社 | 出力バッファ回路 |
| JP4788900B2 (ja) * | 2006-03-30 | 2011-10-05 | 日本電気株式会社 | Cml回路及びそれを用いたクロック分配回路 |
| JP5268412B2 (ja) * | 2008-04-22 | 2013-08-21 | 株式会社日立製作所 | 出力ドライバ回路装置 |
| JP2012253404A (ja) * | 2011-05-31 | 2012-12-20 | Renesas Electronics Corp | 半導体装置 |
| US8736306B2 (en) | 2011-08-04 | 2014-05-27 | Micron Technology, Inc. | Apparatuses and methods of communicating differential serial signals including charge injection |
| US8847628B1 (en) * | 2012-09-29 | 2014-09-30 | Integrated Device Technology Inc. | Current mode logic circuits with automatic sink current adjustment |
| US9231796B2 (en) | 2013-11-25 | 2016-01-05 | Globalfoundries Inc. | Power aware equalization in a serial communications link |
| US10680640B2 (en) * | 2016-12-21 | 2020-06-09 | Cirrus Logic, Inc. | Power-saving current-mode digital-to-analog converter (DAC) |
| US10972318B2 (en) * | 2018-10-31 | 2021-04-06 | Hughes Network Systems, Llc | Data stream processing device with reconfigurable data stream processing resources and data stream processing method |
| CN114759937B (zh) * | 2022-04-15 | 2023-08-22 | 中国人民解放军国防科技大学 | 一种合路器与驱动器融合的串口发射机 |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| BE796751A (fr) | 1973-12-07 | 1973-09-14 | Sherman Stanley A | Filtre non lineaire |
| JPS6276316A (ja) | 1985-09-27 | 1987-04-08 | Victor Co Of Japan Ltd | デジタル・フイルタ |
| US5020078A (en) | 1989-08-11 | 1991-05-28 | Bell Communications Research, Inc. | Baudrate timing recovery technique |
| US5285116A (en) | 1990-08-28 | 1994-02-08 | Mips Computer Systems, Inc. | Low-noise high-speed output buffer and method for controlling same |
| JP3001014B2 (ja) | 1991-03-13 | 2000-01-17 | 富士通株式会社 | バイアス電圧発生回路 |
| US5452466A (en) | 1993-05-11 | 1995-09-19 | Teknekron Communications Systems, Inc. | Method and apparatus for preforming DCT and IDCT transforms on data signals with a preprocessor, a post-processor, and a controllable shuffle-exchange unit connected between the pre-processor and post-processor |
| US5479124A (en) | 1993-08-20 | 1995-12-26 | Nexgen Microsystems | Slew rate controller for high speed bus |
| GB2289808A (en) | 1994-05-19 | 1995-11-29 | Motorola Gmbh | CMOS driver with programmable switching speed |
| US5627487A (en) * | 1995-06-28 | 1997-05-06 | Micron Technology, Inc. | Charge conserving driver circuit for capacitive loads |
| US5862390A (en) | 1996-03-15 | 1999-01-19 | S3 Incorporated | Mixed voltage, multi-rail, high drive, low noise, adjustable slew rate input/output buffer |
| US6084907A (en) | 1996-12-09 | 2000-07-04 | Matsushita Electric Industrial Co., Ltd. | Adaptive auto equalizer |
| US5838177A (en) * | 1997-01-06 | 1998-11-17 | Micron Technology, Inc. | Adjustable output driver circuit having parallel pull-up and pull-down elements |
| US6294947B1 (en) | 1998-05-29 | 2001-09-25 | Agere Systems Guradian Corp. | Asymmetrical current steering output driver with compact dimensions |
| US6356606B1 (en) | 1998-07-31 | 2002-03-12 | Lucent Technologies Inc. | Device and method for limiting peaks of a signal |
| US6114844A (en) | 1999-05-28 | 2000-09-05 | Kendin Communications, Inc. | Universal output driver and filter |
| US6256235B1 (en) * | 2000-06-23 | 2001-07-03 | Micron Technology, Inc. | Adjustable driver pre-equalization for memory subsystems |
| US6456142B1 (en) | 2000-11-28 | 2002-09-24 | Analog Devices, Inc. | Circuit having dual feedback multipliers |
| US6999540B2 (en) | 2000-12-29 | 2006-02-14 | International Business Machines Corporation | Programmable driver/equalizer with alterable analog finite impulse response (FIR) filter having low intersymbol interference and constant peak amplitude independent of coefficient settings |
| US6288581B1 (en) | 2001-01-05 | 2001-09-11 | Pericom Semiconductor Corp. | Low-voltage differential-signalling output buffer with pre-emphasis |
| US6507225B2 (en) | 2001-04-16 | 2003-01-14 | Intel Corporation | Current mode driver with variable equalization |
| US20020153954A1 (en) | 2001-04-24 | 2002-10-24 | Hochschild James R. | Common-mode feedback circuit |
| US20020177266A1 (en) | 2001-05-24 | 2002-11-28 | Christian Klein | Selectable output edge rate control |
| US6597233B2 (en) * | 2001-05-25 | 2003-07-22 | International Business Machines Corporation | Differential SCSI driver rise time and amplitude control circuit |
-
2003
- 2003-10-30 US US10/697,514 patent/US7187206B2/en not_active Expired - Fee Related
-
2004
- 2004-10-20 DE DE602004025034T patent/DE602004025034D1/de not_active Expired - Lifetime
- 2004-10-20 CN CNA2004800318451A patent/CN1875592A/zh active Pending
- 2004-10-20 AT AT04791261T patent/ATE454779T1/de not_active IP Right Cessation
- 2004-10-20 JP JP2006537280A patent/JP4435170B2/ja not_active Expired - Fee Related
- 2004-10-20 EP EP04791261A patent/EP1692831B1/en not_active Expired - Lifetime
- 2004-10-20 WO PCT/EP2004/052589 patent/WO2005050936A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| CN1875592A (zh) | 2006-12-06 |
| DE602004025034D1 (de) | 2010-02-25 |
| WO2005050936A1 (en) | 2005-06-02 |
| US20050105507A1 (en) | 2005-05-19 |
| EP1692831A1 (en) | 2006-08-23 |
| JP2007510343A (ja) | 2007-04-19 |
| US7187206B2 (en) | 2007-03-06 |
| EP1692831B1 (en) | 2010-01-06 |
| ATE454779T1 (de) | 2010-01-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102340748B1 (ko) | 저전력 대기로부터 저주파 신호 송신으로의 고속 전환을 갖는 리피터 | |
| JP4267655B2 (ja) | 電子回路、該電子回路として構成された差分送信機、及び、自己直列終端送信機を形成する方法(振幅制御、プリ・エンファシス制御及びスルー・レート制御のためのセグメント化と振幅精度及び高電圧保護のための電圧調整とを有する自己直列終端シリアル・リンク送信機) | |
| US6794900B2 (en) | Method and circuit for pre-emphasis equalization in high speed data communications | |
| JP5235083B2 (ja) | エンファシス/デエンファシス方法、および出力ドライバ回路 | |
| US6977534B2 (en) | Low voltage differential signaling [LVDS] driver with pre-emphasis | |
| EP3248290B1 (en) | Serializing transmitter | |
| US8415980B2 (en) | Serializing transmitter | |
| JP4435170B2 (ja) | シリアルリンクトランスミッタにおける節電 | |
| US11894959B2 (en) | Ultra-high-speed PAM-N CMOS inverter serial link | |
| CN110932714B (zh) | 一种基于sublvds的传输接口电路 | |
| KR101287228B1 (ko) | 프로그래머블 온칩 저항 종단을 가진 저전압 차동 신호 드라이버, 디바이스 및 변환 방법 | |
| JP2002094365A (ja) | 出力バッファ回路 | |
| US9432061B2 (en) | Serializing transmitter | |
| CN110515874A (zh) | 驱动系统 | |
| US7355449B1 (en) | High-speed serial data transmitter architecture | |
| JP2009503985A (ja) | 高速ドライバ等化方法及びシステム | |
| JP2007510343A5 (https=) | ||
| US7557602B2 (en) | Pre-emphasis circuit including slew rate controllable buffer | |
| Tsai et al. | 4/2 PAM serial link transmitter with tunable pre-emphasis | |
| JP4992927B2 (ja) | シリアルパラレル変換装置 | |
| CN114128152B (zh) | 用于多电平多模发射机的方法和装置 | |
| CN117833868A (zh) | 双模时钟输出电路及控制方法 | |
| CN118041343A (zh) | 驱动器和发射机 | |
| CN103368553A (zh) | 半速率预加重电路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070911 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070911 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090512 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20090512 |
|
| A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20090519 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090609 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090707 Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20090707 |
|
| RD12 | Notification of acceptance of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7432 Effective date: 20090707 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20090707 |
|
| TRDD | Decision of grant or rejection written | ||
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20091211 |
|
| RD14 | Notification of resignation of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7434 Effective date: 20091211 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091211 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20091222 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130108 Year of fee payment: 3 |
|
| LAPS | Cancellation because of no payment of annual fees |