JP4371520B2 - Crc演算装置 - Google Patents
Crc演算装置 Download PDFInfo
- Publication number
- JP4371520B2 JP4371520B2 JP2000060330A JP2000060330A JP4371520B2 JP 4371520 B2 JP4371520 B2 JP 4371520B2 JP 2000060330 A JP2000060330 A JP 2000060330A JP 2000060330 A JP2000060330 A JP 2000060330A JP 4371520 B2 JP4371520 B2 JP 4371520B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- bit
- significant
- signal bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
- H03M13/091—Parallel or block-wise CRC computation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6575—Implementations based on combinatorial logic, e.g. Boolean circuits
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000060330A JP4371520B2 (ja) | 2000-03-06 | 2000-03-06 | Crc演算装置 |
| US09/769,413 US6725415B2 (en) | 2000-03-06 | 2001-01-26 | Arithmetic unit performing cyclic redundancy check at high speed |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000060330A JP4371520B2 (ja) | 2000-03-06 | 2000-03-06 | Crc演算装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001251194A JP2001251194A (ja) | 2001-09-14 |
| JP2001251194A5 JP2001251194A5 (enExample) | 2007-03-29 |
| JP4371520B2 true JP4371520B2 (ja) | 2009-11-25 |
Family
ID=18580663
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000060330A Expired - Lifetime JP4371520B2 (ja) | 2000-03-06 | 2000-03-06 | Crc演算装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6725415B2 (enExample) |
| JP (1) | JP4371520B2 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7010001B2 (en) * | 2000-01-10 | 2006-03-07 | Qualcomm, Incorporated | Method and apparatus for supporting adaptive multi-rate (AMR) data in a CDMA communication system |
| JP4515651B2 (ja) * | 2001-03-05 | 2010-08-04 | ルネサスエレクトロニクス株式会社 | 巡回冗長検査演算方法及び巡回冗長検査演算回路 |
| US7865806B2 (en) * | 2006-03-03 | 2011-01-04 | Peter Lablans | Methods and apparatus in finite field polynomial implementations |
| US20140055290A1 (en) | 2003-09-09 | 2014-02-27 | Peter Lablans | Methods and Apparatus in Alternate Finite Field Based Coders and Decoders |
| US7103832B2 (en) * | 2003-12-04 | 2006-09-05 | International Business Machines Corporation | Scalable cyclic redundancy check circuit |
| US7266760B1 (en) * | 2004-09-30 | 2007-09-04 | Altera Corporation | Method and apparatus for calculating cyclic redundancy checks for variable length packets |
| KR100731985B1 (ko) * | 2005-12-29 | 2007-06-25 | 전자부품연구원 | 파이프라인 구조 병렬 순환 중복 검사 장치 및 방법 |
| KR101286238B1 (ko) * | 2007-08-01 | 2013-07-15 | 삼성전자주식회사 | 데이터 병렬화 수신기 |
| JP5407589B2 (ja) * | 2009-06-29 | 2014-02-05 | 富士通株式会社 | 演算回路および演算処理装置ならびに演算処理方法 |
| US8630779B2 (en) | 2010-04-09 | 2014-01-14 | Navteq B.V. | Method and system for vehicle ESC system using map data |
| JP5724601B2 (ja) * | 2011-05-10 | 2015-05-27 | 富士通株式会社 | Crc演算回路及びプロセッサ |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63128819A (ja) | 1986-11-18 | 1988-06-01 | Nec Corp | Crc生成回路 |
| JP2600681B2 (ja) * | 1987-06-22 | 1997-04-16 | ソニー株式会社 | リード・ソロモン符号の復号方法 |
| US5321743A (en) | 1992-02-24 | 1994-06-14 | At&T Bell Laboratories | Shared-tenant services arrangement providing numbering-plan independence and cross-plan access to tenant groups |
| KR950015182B1 (ko) * | 1993-11-20 | 1995-12-23 | 엘지전자주식회사 | 갈로아 필드 곱셈회로 |
| US5768168A (en) * | 1996-05-30 | 1998-06-16 | Lg Semicon Co., Ltd. | Universal galois field multiplier |
-
2000
- 2000-03-06 JP JP2000060330A patent/JP4371520B2/ja not_active Expired - Lifetime
-
2001
- 2001-01-26 US US09/769,413 patent/US6725415B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US6725415B2 (en) | 2004-04-20 |
| US20010020288A1 (en) | 2001-09-06 |
| JP2001251194A (ja) | 2001-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8468439B2 (en) | Speed-optimized computation of cyclic redundancy check codes | |
| JP4643957B2 (ja) | メッセージのcrcを計算するための方法 | |
| JP4371520B2 (ja) | Crc演算装置 | |
| JP4125500B2 (ja) | パリティビットが逆順に付加されたcrcコードのエラー検出装置及びその方法 | |
| JP3274668B2 (ja) | 演算処理装置及び演算処理方法 | |
| EP0204576A2 (en) | Apparatus for and methods of decoding a BCH code | |
| JPS5864844A (ja) | 同期検出方式 | |
| US8433974B2 (en) | Cyclic redundancy check code generating circuit and cyclic redundancy check code generating method | |
| US9619206B2 (en) | Pseudo-random bit sequence generator | |
| Wang et al. | Reliable and secure memories based on algebraic manipulation correction codes | |
| US6895545B2 (en) | System and method for generating cyclic codes for error control in digital communications | |
| JP2005086683A (ja) | 誤り復号回路、データバス制御方法、及びデータバスシステム | |
| JPH0795096A (ja) | プログラマブル並列crc生成装置 | |
| JPH10327080A (ja) | シンドローム計算装置 | |
| CN1264032A (zh) | 数据错误纠正装置 | |
| CN114942861A (zh) | Crc计算方法、装置、计算机设备及存储介质 | |
| JP2618723B2 (ja) | テスト回路 | |
| CN120276706A (zh) | Prbs码生成器、检测器、芯粒及电子设备 | |
| CN100498727C (zh) | 矩阵的解压缩方法和设备 | |
| JPH0964754A (ja) | 誤り検出符号生成回路 | |
| JP2858538B2 (ja) | 再シンドロームチェック方式 | |
| JP2009117883A (ja) | 演算処理装置 | |
| JP2585361B2 (ja) | リ−ド・ソロモン符号の誤り位置と誤りパタ−ンの抽出装置 | |
| JPH10215187A (ja) | 誤り検出符号化復号装置および方法 | |
| JP3595271B2 (ja) | 誤り訂正復号方法および装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070214 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070214 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090616 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090731 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090825 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090901 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120911 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 4371520 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130911 Year of fee payment: 4 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |