JP4346866B2 - TaN材料のバリア層を含む構造 - Google Patents
TaN材料のバリア層を含む構造 Download PDFInfo
- Publication number
- JP4346866B2 JP4346866B2 JP2002137914A JP2002137914A JP4346866B2 JP 4346866 B2 JP4346866 B2 JP 4346866B2 JP 2002137914 A JP2002137914 A JP 2002137914A JP 2002137914 A JP2002137914 A JP 2002137914A JP 4346866 B2 JP4346866 B2 JP 4346866B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- insulating layer
- tan
- liner
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000004888 barrier function Effects 0.000 title claims description 23
- 239000000463 material Substances 0.000 title description 19
- 229910052802 copper Inorganic materials 0.000 claims description 34
- 239000004065 semiconductor Substances 0.000 claims description 12
- 229910052782 aluminium Inorganic materials 0.000 claims description 10
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 229910052721 tungsten Inorganic materials 0.000 claims description 8
- 239000000758 substrate Substances 0.000 claims description 7
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 5
- 229910052799 carbon Inorganic materials 0.000 claims description 5
- 229910000838 Al alloy Inorganic materials 0.000 claims description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229910000881 Cu alloy Inorganic materials 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 3
- 229910045601 alloy Inorganic materials 0.000 claims description 3
- 239000007769 metal material Substances 0.000 claims description 3
- 229910021332 silicide Inorganic materials 0.000 claims description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- VLJQDHDVZJXNQL-UHFFFAOYSA-N 4-methyl-n-(oxomethylidene)benzenesulfonamide Chemical compound CC1=CC=C(S(=O)(=O)N=C=O)C=C1 VLJQDHDVZJXNQL-UHFFFAOYSA-N 0.000 claims description 2
- 229910019001 CoSi Inorganic materials 0.000 claims description 2
- 239000004952 Polyamide Substances 0.000 claims description 2
- 229910008484 TiSi Inorganic materials 0.000 claims description 2
- 239000000956 alloy Substances 0.000 claims description 2
- 238000011049 filling Methods 0.000 claims description 2
- 229910021340 platinum monosilicide Inorganic materials 0.000 claims description 2
- 229920002647 polyamide Polymers 0.000 claims description 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 2
- 206010010144 Completed suicide Diseases 0.000 claims 1
- -1 Si 3 N 4 Substances 0.000 claims 1
- 239000003795 chemical substances by application Substances 0.000 claims 1
- 230000001747 exhibiting effect Effects 0.000 claims 1
- 239000011521 glass Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 description 56
- 239000010949 copper Substances 0.000 description 51
- 229910052751 metal Inorganic materials 0.000 description 42
- 239000002184 metal Substances 0.000 description 42
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 27
- 239000010409 thin film Substances 0.000 description 15
- 238000009792 diffusion process Methods 0.000 description 8
- 239000012212 insulator Substances 0.000 description 8
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 7
- 238000005240 physical vapour deposition Methods 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 239000013078 crystal Substances 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 238000005498 polishing Methods 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- 238000002441 X-ray diffraction Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- LQBJWKCYZGMFEV-UHFFFAOYSA-N lead tin Chemical compound [Sn].[Pb] LQBJWKCYZGMFEV-UHFFFAOYSA-N 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 229910020220 Pb—Sn Inorganic materials 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 238000005260 corrosion Methods 0.000 description 2
- 230000007797 corrosion Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 241000588724 Escherichia coli Species 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910020658 PbSn Inorganic materials 0.000 description 1
- 101150071746 Pbsn gene Proteins 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910001128 Sn alloy Inorganic materials 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000005275 alloying Methods 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000008034 disappearance Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000313 electron-beam-induced deposition Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 238000005272 metallurgy Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000005546 reactive sputtering Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002002 slurry Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76846—Layer combinations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53233—Copper alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
- H01L29/4933—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a silicide layer contacting the silicon layer, e.g. Polycide gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05181—Tantalum [Ta] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05684—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0495—5th Group
- H01L2924/04953—TaN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Crystallography & Structural Chemistry (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Inorganic Compounds Of Heavy Metals (AREA)
Description
【発明の属する技術分野】
本発明は金属相互接続に関し、詳細には、VLSI及びULSIの金属相互接続、スタッド用、半導体チップ上のCMOSゲート・スタック用、ならびにパッケージ及びディスプレイの電気的相互接続用の金属拡散バリア及びライナに関する。
【0002】
【従来の技術】
VLSI及びULSI半導体チップ上では、通常のチップ配線材料としてアルミニウムまたはアルミニウム合金が用いられている。チップ配線材料として銅または銅合金を取り入れると、アルミニウム及びアルミニウム合金と比べて、チップの特性が改善され信頼性が向上する。しかしながら、銅は下のシリコン基板内に形成されたデバイス及びそれを取り囲む線後端(BEOL)絶縁体からうまく分離しなければならない。この分離を行うために、即ち銅の拡散を防止するために、例えばダマシーン(Damascene)法で形成されるトレンチなどのパターン化されたBEOL絶縁体上、あるいは例えば銅反応性イオン・エッチング(RIE)または銅マスク付着法によるパターン化されていない絶縁体上に、銅を付着する前に、薄いライナ材料を付着する。この薄膜ライナはまた銅を周囲の誘導体と接着する接着層としても働くものでなければならない。大部分の絶縁体への銅の直接接着は一般に不十分である。
【0003】
TiNは銅のバリアとして評価され、SiO2中での銅相互接続用のバリアとして文献で報告されている。S−Q.ワン(Wang)の「Barriers against copper diffusion into silicon and drift through silicon dioxide」、MRS Bulletin 19、30(1994)には、Si/SiO2とCuとの間に配置するためのTiNを含む種々のバリア・システムが示されている。TiNはSiO2に対し良い接着性を有する。しかしながら銅はTiNによく接着しない。非常に薄い接着剤またはTiの接着層を使って、TiNへの銅の接着力を高めることができる。しかしながらこのTi層は次の熱処理工程中に銅被膜の導電性を劇的に低下させる。さらにTiNは、化学機械式研磨(CMP)で使用されるある種の銅研磨スラリ中で銅と腐食対を形成することが知られている。
【0004】
TiNと異なり、純粋のあるいは酸素でドープしたTaは、SiO2のようなある種の絶縁体によく接着しない。また絶縁体に直接付着した時、高抵抗率のベータ相Taを形成する。さらにTaのCuバリア特性は、ほどほどの温度でAlと接触すると失われる。例えばタンタル、窒化ケイ素及び窒化チタンが銅に対する良好なバリアであることを発見した、拡散バリアの研究が記載されている、C.K.フー(Hu)等のProc.VLSI Multilevel Interconn.Conf.181(1986)所載の論文を参照されたい。Ta薄膜中の酸素が銅の拡散を阻害した可能性があることが報告されている。
【0005】
J.Appl.phys.73,300(1993)所載のL.A.クレベンジャー(Clevenger)等の論文では、付着圧力の影響、Cu/Ta界面におけるin situ酸素の混入、水素及び酸素の汚染、及び銅が浸透した、HV及びUHV電子ビーム付着されたTa薄膜の拡散バリア消失温度における微細構造が研究されている。
【0006】
Ta2Nは銅の良好なバリアであると報告されているが、BEOL絶縁体及び銅との接着力は比較的乏しい。これとは対照的に、TaN(N約50%)の接着力は十分であるが、銅への接着力はやや劣る。Taの薄層を使用して、Cu BEOLへのTaの接着性能を低下させずに銅のTaNへの接着力を高めることができる。このような二成分ライナはE.G.コルガン(Colgan)及びP.M.フライヤー(Fryer)の米国特許第5281485号に開示されている。しかしながらこのTaNの抵抗率は最低で1200μohm−cmであり、このため大きなバイアあるいはスタッド抵抗をもたらし、また金属ライナが冗長電流ストラップまたはパスとして機能することが不可能になる。
【0007】
底部に約250Åのライナを有するディープ・サブミクロン・バイア(例えば幅0.5μm未満)では、上述のTaベースのライナの直列抵抗は1〜5オームの範囲である。これとは対照的に、銅スタッドの抵抗はTaベースのライナの10%よりも小さい。これらのバイア抵抗はAl(Cu)/Wスタッドのその値と比べて非常に好ましいが、その値を1オーム未満に低減することが望ましい。
【0008】
【発明が解決しようとする課題】
本発明の目的は、低い電気抵抗率を有し、半導体構造を形成する金属及び種々の誘電体に対して優れた接着性を有し、良好な金属拡散バリアとして作用する、金属相互接続用ライナを提供することである。さらに、そのようなライナを形成するのに適した材料を提供することである。
【0009】
【課題を解決するための手段】
本発明によれば、閉じ込めるべき第1の物質と第2の物質との間に位置して第2の物質を第1の物質から分離させる、六方晶相のTaN層を含むバリア層が提供される。第1の物質はCu、Al、W及びPbSnの1つまたは組合せでよい。
【0010】
本発明はさらに、WF6ガスと第1の物質から分離すべき第2の物質との間に位置する六方晶相のTaN層を提供する。
【0011】
本発明は、さらに、上部及び下部表面と前記上部表面に形成された複数の溝とを有し、少なくとも1つの前記溝が前記下部表面にまで延びる貫通孔を含み、該貫通孔を介して下側相互接続構造中の対応する導電性表面が露出されている絶縁層と、前記複数の溝の側壁及び底部上と前記露出導電性表面上にそれぞれ形成され、低電気抵抗率を発揮する量の六方晶相含有のTaN材料のバリア層を含むライナと、前記複数の溝中に形成され、前記複数の溝を実質的に埋める金属材料の層と、から成る低電気抵抗の相互接続構造を提供する。
【0012】
本発明はさらに、大抵はPb−Snで作られ、良好な拡散バリア特性、BEOL絶縁体への良好な接着性、相互接続金属のこのライナへの良好な接着性、低い抵抗率、及びトレンチ及びバイア中での良好な共形性を同時に達成する、VLSI/ULSI相互接続及びC4はんだバンプ用のライナあるいはバリア層を提供する。相互接続及びスタッドは、アルミニウム、銅、タングステンまたは鉛−スズ合金製のC4はんだボールを含むことができる。
【0013】
本発明は、単独またはTaなど他の適切な金属フィルムと組み合せた薄膜積層体として付着される、主として高配向性の、及び非高配向性の(ランダム)六方晶相のTaN(30〜60%窒素)(50%までの立方晶相TaNを含むことができる)から構成されたライナを提供する。TaNは100%六方晶相であることが望ましい。
【0014】
前述のライナ材料は、高い保全性バリア、低いストレス、低い抵抗率、ならびに金属及びポリマー、酸化シリコン、BPSG、ダイモンド様炭素などの様々な誘電体の双方に対する優れた接着性をもたらし、鉛−スズはんだメタラジをCu及びAlの相互接続から分離する。
【0015】
本発明はさらに、Al配線レベルを直接上または下のCu相互接続レベルから分離するための薄膜材料を提供する。
【0016】
本発明はさらに、MOSFET(金属酸化物半導体電界効果トランジスタ)ゲート・スタック中で、W、Cu、Cu合金、Al及びAl合金の金属層を接触ケイ化物(WSi2、CoSi2、TiSi2、TaSi2及びPtSi)及び多結晶シリコンから分離するライナを提供する。
【0017】
本発明はさらに、存在する金属を、Wの付着用のプレカーサ・ガスとして使用される腐食性のWF6などある種のガスから遮蔽するためのライナを提供する。
【0018】
本発明はさらに、BEOL配線中のアルミニウムなど金属の先行レベルに対する良好な接触抵抗を与えるライナを提供する。
【0019】
本発明はさらに、コリメーション・スパッタリングや化学気相付着(CVD)なしでもTiベースの化合物よりも著しく優れた共形性を与えるライナを提供する。
【0020】
本発明はさらに、BEOL相互接続金属を、例えばC4はんだボール中の鉛−スズと分離して合金化または混合するのを防止するための薄膜を提供する。
【0021】
本発明はさらに、トレンチ及びバイアBEOL構造に付着された時に良好な共形性を示すライナ材料を提供する。
【0022】
本発明はさらに、ライナ材料の化学機械式研磨中またはその後に、Cu、AlまたはWと腐食対を形成しないライナ材料を提供する。
【0023】
【発明の実施の形態】
図面、特に図1を参照すると、相互接続構造10及び18の断面図が示されている。相互接続構造10は、下部表面13及び上部表面14を有する絶縁層12を含む。複数の溝またはトレンチ15が絶縁層12の上部表面14に形成されている。複数の溝15は半導体チップ16の配線層に対応するものでよい。半導体チップ16に対する相互接続を完成するためにさらに相互接続を追加することもできる。溝15の底部17の選ばれた領域に、絶縁層12の下の第2の相互接続構造18の導電性表面との接触を行うためのバイアまたはスタッド開口11が形成されている。
【0024】
相互接続構造18は絶縁層21中の溝20に導体19を有する。ライナ22が導体19と溝20の底及び側壁との間に示されている。
【0025】
溝15中の側壁27及び底部17上にTaN(六方晶)のライナ23を形成し、それに続いて溝15を実質的に埋めるために金属24を溝15中に形成する。金属24はCu、Al、W及びそれらの合金でよい。金属24はスパッタリング、物理気相付着(PVD)、化学気相付着(CVD)または電解メッキによって形成することができる。ライナ23は窒素雰囲気中でスパッタリングによって形成することができる。ライナ23は例えば上部TaN(六方晶)に隣接して形成したTaの第2層を含むことができる。絶縁層12及び絶縁層21は、例えばSiO2、Si3N4、ポリアミドなどのポリマー、ダイアモンド様炭素(DLC)、及びフッソ化ダイアモンド様炭素(F−DLC)でよい。
【0026】
ライナ23が六方晶相TaNの高配向層である場合、抵抗率は150〜300μohm−cmの範囲となる。ライナ23が六方晶相TaNの非高配向層である場合、抵抗率は300μohm−cmより高くなる。α相のTa層をTaN(六方晶)に隣接して形成する場合、Ta(α相)の抵抗率は15〜60μohm−cmの範囲となる
【0027】
図2は相互接続34の断面図である。図2には、例えばSi、SiGe、GeまたはGaAsなどの半導体基板16が示されている。基板16の上には、例えば二酸化シリコンなどの絶縁層35がある。絶縁層35の上には金属24で埋めた溝またはトレンチ38を有する絶縁層36が形成されている。絶縁層36及び金属24は化学機械式研磨(CMP)によって形成された共平面の上部表面39とすることができる。絶縁層40が上部表面39上に形成されている。溝またはトレンチ42が絶縁層40中で金属24まで形成されている。ライナ23が溝42の側壁及び底部上と絶縁層40の上部表面43上(図示せず)に形成されている。溝またはトレンチ42は、ライナ23の上及び上部表面43上のライナ(図示せず)の上を金属46で埋められている。過剰の金属46及びライナ23をCMPによって除去すると、図2に示した平面化上部表面43が得られる。図2において、金属24は例えばAl、金属46はタングステンでよい。
【0028】
図3は相互接続構造50の断面図である。図3において、半導体基板16は熱酸化によって形成された絶縁層52をその上に有する。絶縁層54が絶縁層52の上部表面53上に形成される。溝及びトレンチ56が絶縁層54中に形成され、金属、例えばAlで埋められる。絶縁層54と金属24はCMPで形成された共平面の上部表面58を有する。絶縁層12が上部表面58上に形成される。層12は上部表面14を有する。溝15及びバイア11が上部表面14に形成される。ライナ23が溝15の側壁27及び底部17とバイアまたはスタッド11上に形成される。金属24は、溝15及びバイアまたはスタッド11上のライナ23の上に形成される。上部表面14はCMPで形成された平面状である。絶縁層62が上部表面14上に形成される。金属24'を露出するための開口64が層62中に形成される。ライナ23'が開口64の側壁65上及び露出金属24上に形成される。ブランケット(全面付着)金属層66が絶縁層62及び金属24'の上部表面67上に形成される。ブランケット金属層66は配線あるいは相互接続用の金属パターンを形成するために、図示されていないマスクを通してエッチングされる。図3中、金属層66は例えばAlでよい。金属24'は例えばCu、金属24は例えばAlでよい。
【0029】
図3に示すように、ライナ23は金属24と24'を分離し、ライナ23'は金属24'と金属66を分離する。
【0030】
図4は相互接続構造70の断面図である。図4において、基板16はその上に絶縁層72、例えば二酸化シリコンを有する。相互接続構造12が絶縁層72の上に形成される。絶縁層62が上部表面14上に形成される。金属24'を露出するための開口64が層62中に形成される。ライナ23'が開口64の側壁65上及び露出された金属24'上に形成される。C4接点バンプ74は通常はPb−Snであるが、開口64中のライナ23'上に形成される。C4バンプは相互接続を行うために集積回路チップ上に製造されている。C4バンプは集積回路チップの上に約0.125mmだけ延び、集積回路チップの上部表面の平面に平行な断面が球形または円形であり、その側面から、基板によって支持された別の電極への相互接続が行われるバンプの上部表面まで曲がっている。
【0031】
図2ないし図4において、図1または説明中の図より前の図の装置に対応する機能に対して同じ参照記号を使用する。
【0032】
図5は物理気相付着(PVD)によって形成されたTaN(六方晶)薄膜のX線回折像のグラフである。高配向及び非配向性のTaN(六方晶)薄膜を作成するために次のPVD装置を用いた。直流モードすなわちDCモードまたは無線周波数モードすなわちRFモードのマグネトロン・システムを用いてTaN(六方晶)薄膜を反応性スパッタ付着した。上述の条件下で作成した高配向及び非配向性のTaN(六方晶)薄膜は、150〜800μohm−cmの範囲の抵抗率を有する。図5中、縦軸は強度、横軸は2θを示す。曲線76は2つの薄膜のX線回折像を示す。第1の薄膜は好ましい高配向度を有し、第2の薄膜は非配向性である。曲線78は約37°で単一ピークを示す。
【0033】
図5のX線で測定した高配向TaN(六方晶)薄膜の透過電子顕微鏡(TEM)回折像は、六方晶相の指標となる環を示し、TaNバリアの六方晶構造が確認された。
【0034】
図5のX線で測定したTaN(六方晶)薄膜の透過電子顕微鏡(TEM)写真は、大きさが約20〜30nmの高配向性六方晶TaN結晶粒を示した。
【0035】
別のTaN(六方晶)の透過電子顕微鏡(TEM)写真は、大きさがやはり約20〜30nmのランダム配向性六方晶TaN結晶粒を示している。
【0036】
図6はSiO2/Cu/TaN(六方晶)/Al多層構造の抵抗と温度の関係を示すグラフである。図6中、縦軸は抵抗(オーム/cm2)を表し、横軸は温度(℃)を表す。曲線80は温度が上昇する際の抵抗、曲線82は温度が降下する際の抵抗を示している。曲線80及び82は、500℃以上の温度までTaN(六方晶)がCuをAlから分離するのに有効であるとの証拠を与える。
【0037】
図7はCuをAlから分離するTaN(六方晶)のライナの断面図である。図7中、相互接続構造が、Al(Cu)層84、SiO2絶縁層85、底部及び側壁上にライナ87を備える開口あるいはバイア86と共に示されている。開口86はライナ87の内側をCu88で埋められている。過剰のライナ87及びCu88は、絶縁層85の上部表面89及びCu88の上部表面90を形成するために、CMPによって除去されている。500℃で6時間アニール後のライナ87は無傷でかつ明確であり、Cuがライナ87を通してAl(Cu)層に浸透しなかったことを示している。
【0038】
図8はP−MOSFET(P型金属酸化物半導体電界効果トランジスタ)中でケイ化物ゲート接点とWスタッドの間で使用される、本発明開示のTaN(六方晶)バリアを示す断面図である。
【0039】
六方晶相のTaNは、高抵抗率特性のβ相Taとは対照的に低い抵抗率特性のα相Ta(rho=15〜60μohm−cm)だけを生成する「種」として働く利点を有する。このTaN(六方晶)を使用することにより、TaN(六方晶)/α相Ta接合のライナを備えるディープ・サブミクロン銅バイアのバイア抵抗は0.25〜1オームの範囲の抵抗率となる。この抵抗率は、Ta単独あるいは他の物質を使用した従来の銅バイア・システムに比べて約5倍の大幅な改善である。この抵抗率はおそらく幾つかの大手半導体メーカによって現在使用されているAl(Cu)/Wバイア・システムよりも1桁良い。
【0040】
TaN(六方晶)層単独あるいはTa(α層)の第2の層を伴うTaN層を含むバリア層及び相互接続構造について説明し例示したが、当業者にとっては、特許請求の範囲によってのみ限定される本発明の広い範囲から逸脱することなしに改良及び変更が可能なことは明白であろう。
【図面の簡単な説明】
【図1】本発明の第1の実施形態の断面図である。
【図2】本発明の第2の実施形態の断面図である。
【図3】本発明の第3の実施形態の断面図である。
【図4】本発明の第4の実施形態の断面図である。
【図5】TaN(六方晶)薄膜のX線回折像のグラフである。
【図6】SiO2/Cu/TaN(六方晶)/Al層状構造の抵抗と温度の関係を示すグラフである。
【図7】CuをAlから分離するためのTaN(六方晶)のライナの断面図である。
【図8】本発明の第5の実施形態の断面図である。
【符号の説明】
10 相互接続構造
12 絶縁層
15 溝
16 半導体チップ
18 相互接続構造
19 導体
20 溝
21 絶縁層
23 ライナ
24 金属
Claims (5)
- 上部及び下部表面と前記上部表面に形成された複数の溝とを有し、少なくとも1つの前記溝が前記下部表面にまで延びる貫通孔を含む絶縁層であって、前記貫通孔により該絶縁層下の下側相互接続構造中の対応する導電性表面が露出される前記絶縁層と、
前記複数の溝の側壁及び底部上と前記露出される導電性表面上にそれぞれ形成され、低電気抵抗率を発揮する量の六方晶相のTaNを有するTaNのバリア層を含むライナと、
前記複数の溝中に形成され、前記複数の溝を実質的に埋める、Cu、Al、W及びそれらの合金から成る群から選ばれた金属材料の層と、
を含む低電気抵抗の相互接続構造。 - 前記絶縁層が、SiO2、スピンオン・ガラス、Si3N4、ポリアミド、ダイアモンド様炭素(DLC)及びフッ素化ダイアモンド様炭素(F−DLC)から成る群から選ばれた物質を含むことを特徴とする請求項1に記載の相互接続構造。
- トランジスタ・チャネル領域を表面に有するシリコン半導体基板と、
前記チャネル領域上に配置されたシリコン酸化物のゲート絶縁層と、
前記ゲート絶縁層上に配置された多結晶シリコン層と、
前記多結晶シリコン層上に配置された低電気抵抗率を発揮する量の六方晶相のTaNを有するTaNのバリア層と、
前記バリア層上に配置され、W、Cu、Cu合金、Al、及びAl合金からなる群から選ばれた金属材料層と、
を含むMOSトランジスタにおける低電気抵抗のゲート・スタック構造。 - 前記バリア層がケイ化物層を介して前記多結晶シリコン層に隣接することを特徴とする請求項3に記載のゲート・スタック構造。
- 前記ケイ化物が、WSi2、CoSi2、TiSi2、TaSi2、及びPtSiからなる群から選ばれることを特徴とする請求項4に記載のゲート・スタック構造。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US49706595A | 1995-06-30 | 1995-06-30 | |
US08/497065 | 1995-06-30 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16339896A Division JP3330495B2 (ja) | 1995-06-30 | 1996-06-24 | 電気的相互接続用薄膜金属バリア層 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2003007707A JP2003007707A (ja) | 2003-01-10 |
JP4346866B2 true JP4346866B2 (ja) | 2009-10-21 |
Family
ID=23975322
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16339896A Expired - Lifetime JP3330495B2 (ja) | 1995-06-30 | 1996-06-24 | 電気的相互接続用薄膜金属バリア層 |
JP2002137914A Expired - Lifetime JP4346866B2 (ja) | 1995-06-30 | 2002-05-14 | TaN材料のバリア層を含む構造 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16339896A Expired - Lifetime JP3330495B2 (ja) | 1995-06-30 | 1996-06-24 | 電気的相互接続用薄膜金属バリア層 |
Country Status (3)
Country | Link |
---|---|
US (2) | US6291885B1 (ja) |
EP (1) | EP0751566A3 (ja) |
JP (2) | JP3330495B2 (ja) |
Families Citing this family (86)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6057237A (en) * | 1997-04-29 | 2000-05-02 | Applied Materials, Inc. | Tantalum-containing barrier layers for copper |
US6437441B1 (en) * | 1997-07-10 | 2002-08-20 | Kawasaki Microelectronics, Inc. | Wiring structure of a semiconductor integrated circuit and a method of forming the wiring structure |
US6731007B1 (en) * | 1997-08-29 | 2004-05-04 | Hitachi, Ltd. | Semiconductor integrated circuit device with vertically stacked conductor interconnections |
JPH11135506A (ja) * | 1997-10-31 | 1999-05-21 | Nec Corp | 半導体装置の製造方法 |
US7253109B2 (en) | 1997-11-26 | 2007-08-07 | Applied Materials, Inc. | Method of depositing a tantalum nitride/tantalum diffusion barrier layer system |
US6887353B1 (en) | 1997-12-19 | 2005-05-03 | Applied Materials, Inc. | Tailored barrier layer which provides improved copper interconnect electromigration resistance |
JP2001511318A (ja) | 1997-12-10 | 2001-08-07 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 半導体デバイス及びその製造方法 |
EP1042793A1 (de) | 1997-12-16 | 2000-10-11 | Infineon Technologies AG | Barriereschicht für kupfermetallisierung |
US6251528B1 (en) * | 1998-01-09 | 2001-06-26 | International Business Machines Corporation | Method to plate C4 to copper stud |
US6140234A (en) | 1998-01-20 | 2000-10-31 | International Business Machines Corporation | Method to selectively fill recesses with conductive metal |
EP1055020A2 (en) * | 1998-02-12 | 2000-11-29 | ACM Research, Inc. | Plating apparatus and method |
KR19990083024A (ko) * | 1998-04-08 | 1999-11-25 | 윌리엄 비. 켐플러 | 구리 메탈리제이션를 위한 po 플로우 |
JP3149846B2 (ja) * | 1998-04-17 | 2001-03-26 | 日本電気株式会社 | 半導体装置及びその製造方法 |
US6287977B1 (en) | 1998-07-31 | 2001-09-11 | Applied Materials, Inc. | Method and apparatus for forming improved metal interconnects |
US6221757B1 (en) | 1999-01-20 | 2001-04-24 | Infineon Technologies Ag | Method of making a microelectronic structure |
US6303500B1 (en) * | 1999-02-24 | 2001-10-16 | Micron Technology, Inc. | Method and apparatus for electroless plating a contact pad |
JP3266195B2 (ja) | 1999-03-23 | 2002-03-18 | 日本電気株式会社 | 半導体装置の製造方法 |
US6251775B1 (en) | 1999-04-23 | 2001-06-26 | International Business Machines Corporation | Self-aligned copper silicide formation for improved adhesion/electromigration |
US6375693B1 (en) | 1999-05-07 | 2002-04-23 | International Business Machines Corporation | Chemical-mechanical planarization of barriers or liners for copper metallurgy |
JP5053471B2 (ja) * | 1999-05-11 | 2012-10-17 | 株式会社東芝 | 配線膜の製造方法と電子部品の製造方法 |
DE19922557B4 (de) * | 1999-05-17 | 2004-11-04 | Infineon Technologies Ag | Verfahren zum Abscheiden einer TaN/Ta-Zweischicht-Diffusionsbarriere |
US6133136A (en) * | 1999-05-19 | 2000-10-17 | International Business Machines Corporation | Robust interconnect structure |
US6339258B1 (en) * | 1999-07-02 | 2002-01-15 | International Business Machines Corporation | Low resistivity tantalum |
US6498385B1 (en) | 1999-09-01 | 2002-12-24 | International Business Machines Corporation | Post-fuse blow corrosion prevention structure for copper fuses |
US6426557B1 (en) * | 2000-02-25 | 2002-07-30 | International Business Machines Corporation | Self-aligned last-metal C4 interconnection layer for Cu technologies |
DE10014917B4 (de) | 2000-03-17 | 2004-12-02 | Infineon Technologies Ag | Verfahren zur Herstellung einer Kontaktschicht |
JP3651765B2 (ja) * | 2000-03-27 | 2005-05-25 | 株式会社東芝 | 半導体装置 |
US6429531B1 (en) * | 2000-04-18 | 2002-08-06 | Motorola, Inc. | Method and apparatus for manufacturing an interconnect structure |
JP2002064190A (ja) * | 2000-08-18 | 2002-02-28 | Mitsubishi Electric Corp | 半導体装置 |
US20020142589A1 (en) * | 2001-01-31 | 2002-10-03 | Applied Materials, Inc. | Method of obtaining low temperature alpha-ta thin films using wafer bias |
US6566242B1 (en) | 2001-03-23 | 2003-05-20 | International Business Machines Corporation | Dual damascene copper interconnect to a damascene tungsten wiring level |
US6429524B1 (en) | 2001-05-11 | 2002-08-06 | International Business Machines Corporation | Ultra-thin tantalum nitride copper interconnect barrier |
JP2002343859A (ja) | 2001-05-15 | 2002-11-29 | Mitsubishi Electric Corp | 配線間の接続構造及びその製造方法 |
JP3442065B2 (ja) * | 2001-06-13 | 2003-09-02 | 松下電器産業株式会社 | 半導体装置及びその製造方法 |
TW518680B (en) * | 2001-06-13 | 2003-01-21 | Matsushita Electric Ind Co Ltd | Semiconductor device and method for fabricating the same |
US7129161B2 (en) * | 2001-07-19 | 2006-10-31 | Trikon Holdings Limited | Depositing a tantalum film |
WO2003009372A2 (en) * | 2001-07-20 | 2003-01-30 | Applied Materials, Inc. | Low resistivity tantalum nitride/tantalum bilayer stack |
JP2003133312A (ja) * | 2001-10-25 | 2003-05-09 | Hitachi Ltd | 半導体装置およびその製造方法 |
US6873027B2 (en) | 2001-10-26 | 2005-03-29 | International Business Machines Corporation | Encapsulated energy-dissipative fuse for integrated circuits and method of making the same |
US6727176B2 (en) * | 2001-11-08 | 2004-04-27 | Advanced Micro Devices, Inc. | Method of forming reliable Cu interconnects |
US6727592B1 (en) * | 2002-02-22 | 2004-04-27 | Advanced Micro Devices, Inc. | Copper interconnect with improved barrier layer |
DE10241154A1 (de) * | 2002-09-05 | 2004-03-11 | Infineon Technologies Ag | Integrierte Schaltungsanordnung mit Zwischenmaterialien und zugehörige Komponenten |
US6794753B2 (en) * | 2002-12-27 | 2004-09-21 | Lexmark International, Inc. | Diffusion barrier and method therefor |
US7294241B2 (en) * | 2003-01-03 | 2007-11-13 | Chartered Semiconductor Manufacturing Ltd. | Method to form alpha phase Ta and its application to IC manufacturing |
JP2004253781A (ja) * | 2003-01-31 | 2004-09-09 | Nec Electronics Corp | 半導体装置およびその製造方法 |
CN1317745C (zh) * | 2003-06-13 | 2007-05-23 | 联华电子股份有限公司 | 形成阻障层的方法与结构 |
JP2005019493A (ja) * | 2003-06-24 | 2005-01-20 | Renesas Technology Corp | 半導体装置 |
US20050037613A1 (en) * | 2003-08-14 | 2005-02-17 | Stephan Grunow | Diffusion barrier for copper lines in integrated circuits |
US6992390B2 (en) * | 2003-11-07 | 2006-01-31 | International Business Machines Corp. | Liner with improved electromigration redundancy for damascene interconnects |
US20050118796A1 (en) * | 2003-11-28 | 2005-06-02 | Chiras Stefanie R. | Process for forming an electrically conductive interconnect |
EP2423158A1 (en) * | 2004-03-24 | 2012-02-29 | H. C. Starck Inc | Methods of forming alpha and beta tantalum films with controlled and new microstructures |
US20050221612A1 (en) * | 2004-04-05 | 2005-10-06 | International Business Machines Corporation | A low thermal budget (mol) liner, a semiconductor device comprising said liner and method of forming said semiconductor device |
US7071097B2 (en) * | 2004-07-09 | 2006-07-04 | International Business Machines Corporation | Method for improved process latitude by elongated via integration |
JP4455214B2 (ja) * | 2004-08-05 | 2010-04-21 | Necエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
US7157795B1 (en) * | 2004-09-07 | 2007-01-02 | Advanced Micro Devices, Inc. | Composite tantalum nitride/tantalum copper capping layer |
US7196014B2 (en) * | 2004-11-08 | 2007-03-27 | International Business Machines Corporation | System and method for plasma induced modification and improvement of critical dimension uniformity |
US7078810B2 (en) * | 2004-12-01 | 2006-07-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and fabrication method thereof |
US7737019B1 (en) * | 2005-03-08 | 2010-06-15 | Spansion Llc | Method for containing a silicided gate within a sidewall spacer in integrated circuit technology |
US7449409B2 (en) * | 2005-03-14 | 2008-11-11 | Infineon Technologies Ag | Barrier layer for conductive features |
US7323780B2 (en) * | 2005-11-10 | 2008-01-29 | International Business Machines Corporation | Electrical interconnection structure formation |
US7517736B2 (en) * | 2006-02-15 | 2009-04-14 | International Business Machines Corporation | Structure and method of chemically formed anchored metallic vias |
US7435674B2 (en) * | 2006-03-27 | 2008-10-14 | International Business Machines Corporation | Dielectric interconnect structures and methods for forming the same |
US7446058B2 (en) * | 2006-05-25 | 2008-11-04 | International Business Machines Corporation | Adhesion enhancement for metal/dielectric interface |
US7713866B2 (en) | 2006-11-21 | 2010-05-11 | Infineon Technologies Ag | Semiconductor devices and methods of manufacture thereof |
JP2008281196A (ja) * | 2007-04-11 | 2008-11-20 | Ntn Corp | 二輪車減速機用軸受 |
US7977798B2 (en) * | 2007-07-26 | 2011-07-12 | Infineon Technologies Ag | Integrated circuit having a semiconductor substrate with a barrier layer |
US20090194846A1 (en) * | 2008-02-02 | 2009-08-06 | Edward Yi Chang | Fully Cu-metallized III-V group compound semiconductor device with palladium/germanium/copper ohmic contact system |
US7928569B2 (en) * | 2008-08-14 | 2011-04-19 | International Business Machines Corporation | Redundant barrier structure for interconnect and wiring applications, design structure and method of manufacture |
US7863106B2 (en) | 2008-12-24 | 2011-01-04 | International Business Machines Corporation | Silicon interposer testing for three dimensional chip stack |
US8242600B2 (en) | 2009-05-19 | 2012-08-14 | International Business Machines Corporation | Redundant metal barrier structure for interconnect applications |
US8336204B2 (en) * | 2009-07-27 | 2012-12-25 | International Business Machines Corporation | Formation of alloy liner by reaction of diffusion barrier and seed layer for interconnect application |
JP5626010B2 (ja) * | 2011-02-25 | 2014-11-19 | 富士通株式会社 | 半導体装置及びその製造方法、電源装置 |
US8420531B2 (en) | 2011-06-21 | 2013-04-16 | International Business Machines Corporation | Enhanced diffusion barrier for interconnect structures |
US9831122B2 (en) | 2012-05-29 | 2017-11-28 | Globalfoundries Inc. | Integrated circuit including wire structure, related method and design structure |
US8816500B2 (en) * | 2012-12-14 | 2014-08-26 | Infineon Technologies Ag | Semiconductor device having peripheral polymer structures |
CN103280447B (zh) * | 2013-04-25 | 2015-12-09 | 京东方科技集团股份有限公司 | 电路板、其制作方法以及显示装置 |
CN104576513B (zh) * | 2013-10-29 | 2017-08-08 | 中芯国际集成电路制造(上海)有限公司 | 防止铜扩散的双层阻挡层及相应的制造方法 |
US9583417B2 (en) | 2014-03-12 | 2017-02-28 | Invensas Corporation | Via structure for signal equalization |
CN104993031B (zh) * | 2015-06-12 | 2018-03-06 | 映瑞光电科技(上海)有限公司 | 高压倒装led芯片及其制造方法 |
US9972672B1 (en) | 2017-01-11 | 2018-05-15 | International Business Machines Corporation | Tunable resistor with curved resistor elements |
US10283583B2 (en) | 2017-01-11 | 2019-05-07 | International Business Machines Corporation | 3D resistor structure with controlled resistivity |
US9991330B1 (en) | 2017-01-11 | 2018-06-05 | International Business Machines Corporation | Resistors with controlled resistivity |
US10916503B2 (en) | 2018-09-11 | 2021-02-09 | International Business Machines Corporation | Back end of line metallization structure |
JP6640391B2 (ja) * | 2019-01-22 | 2020-02-05 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US20210143061A1 (en) * | 2019-11-07 | 2021-05-13 | International Business Machines Corporation | Hybrid metallization and dielectric interconnects in top via configuration |
FR3108205A1 (fr) * | 2020-03-12 | 2021-09-17 | Stmicroelectronics (Grenoble 2) Sas | Circuit intégré comprenant une partie d’interconnexion comportant un élément de soudure saillant et procédé de fabrication correspondant |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3063506D1 (en) * | 1979-08-31 | 1983-07-07 | Fujitsu Ltd | A tantalum thin film capacitor and process for producing the same |
US4385116A (en) | 1980-07-15 | 1983-05-24 | Eli Lilly And Company | Demethylmacrocin and process for its production |
US4386116A (en) | 1981-12-24 | 1983-05-31 | International Business Machines Corporation | Process for making multilayer integrated circuit substrate |
US4640004A (en) * | 1984-04-13 | 1987-02-03 | Fairchild Camera & Instrument Corp. | Method and structure for inhibiting dopant out-diffusion |
US4944836A (en) | 1985-10-28 | 1990-07-31 | International Business Machines Corporation | Chem-mech polishing method for producing coplanar metal/insulator films on a substrate |
US4789648A (en) | 1985-10-28 | 1988-12-06 | International Business Machines Corporation | Method for producing coplanar multi-level metal/insulator films on a substrate and for forming patterned conductive lines simultaneously with stud vias |
US5316974A (en) * | 1988-12-19 | 1994-05-31 | Texas Instruments Incorporated | Integrated circuit copper metallization process using a lift-off seed layer and a thick-plated conductor layer |
US5221449A (en) | 1990-10-26 | 1993-06-22 | International Business Machines Corporation | Method of making Alpha-Ta thin films |
JPH0819516B2 (ja) * | 1990-10-26 | 1996-02-28 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | 薄膜状のアルファTaを形成するための方法および構造 |
US6475903B1 (en) | 1993-12-28 | 2002-11-05 | Intel Corporation | Copper reflow process |
US5744376A (en) | 1996-04-08 | 1998-04-28 | Chartered Semiconductor Manufacturing Pte, Ltd | Method of manufacturing copper interconnect with top barrier layer |
-
1996
- 1996-06-12 EP EP96109354A patent/EP0751566A3/en not_active Withdrawn
- 1996-06-24 JP JP16339896A patent/JP3330495B2/ja not_active Expired - Lifetime
-
1997
- 1997-07-18 US US08/896,925 patent/US6291885B1/en not_active Expired - Lifetime
-
2001
- 2001-01-16 US US09/759,258 patent/US6437440B1/en not_active Expired - Lifetime
-
2002
- 2002-05-14 JP JP2002137914A patent/JP4346866B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP3330495B2 (ja) | 2002-09-30 |
JPH0917790A (ja) | 1997-01-17 |
EP0751566A2 (en) | 1997-01-02 |
US6437440B1 (en) | 2002-08-20 |
US6291885B1 (en) | 2001-09-18 |
US20020046874A1 (en) | 2002-04-25 |
JP2003007707A (ja) | 2003-01-10 |
EP0751566A3 (en) | 1997-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4346866B2 (ja) | TaN材料のバリア層を含む構造 | |
JP3588275B2 (ja) | 半導体装置の形成方法 | |
US6181012B1 (en) | Copper interconnection structure incorporating a metal seed layer | |
US7679193B2 (en) | Use of AIN as cooper passivation layer and thermal conductor | |
US6482735B1 (en) | Method for improved metal fill by treatment of mobility layers | |
US5892282A (en) | Barrier-less plug structure | |
US6391777B1 (en) | Two-stage Cu anneal to improve Cu damascene process | |
US5939788A (en) | Copper diffusion barrier, aluminum wetting layer and improved methods for filling openings in silicon substrates with cooper | |
US6506668B1 (en) | Utilization of annealing enhanced or repaired seed layer to improve copper interconnect reliability | |
US6479389B1 (en) | Method of doping copper metallization | |
US7452805B2 (en) | Aluminum based conductor for via fill and interconnect | |
US6229213B1 (en) | Germanium alloy electrical interconnect structure | |
US7538024B2 (en) | Method of fabricating a dual-damascene copper structure | |
US6724087B1 (en) | Laminated conductive lines and methods of forming the same | |
US6110829A (en) | Ultra-low temperature Al fill for sub-0.25 μm generation of ICs using an Al-Ge-Cu alloy | |
JP3337758B2 (ja) | 半導体装置の製造方法 | |
US20050085073A1 (en) | Method of using an adhesion precursor layer for chemical vapor deposition (CVD) copper deposition | |
JPH05102154A (ja) | 半導体装置 | |
JP2000340565A (ja) | 半導体集積回路装置およびその製造方法 | |
EP0746026A2 (en) | Improvements in or relating to semiconductor products |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060123 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060523 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20060822 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20060825 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061121 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070130 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070411 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070516 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070913 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090611 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090715 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120724 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130724 Year of fee payment: 4 |
|
EXPY | Cancellation because of completion of term |