JP4303564B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP4303564B2 JP4303564B2 JP2003386955A JP2003386955A JP4303564B2 JP 4303564 B2 JP4303564 B2 JP 4303564B2 JP 2003386955 A JP2003386955 A JP 2003386955A JP 2003386955 A JP2003386955 A JP 2003386955A JP 4303564 B2 JP4303564 B2 JP 4303564B2
- Authority
- JP
- Japan
- Prior art keywords
- pad
- semiconductor element
- wiring conductor
- semiconductor device
- base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Wire Bonding (AREA)
Description
なお、前記第1配線導体4aおよびグランド配線導体4b、入出力用パッド5aおよびグランド用パッド5bは、タングステン、モリブデン、マンガン、銅、銀等の金属材料から成り、例えばタングステンから成る場合であれば、タングステン粉末に有機溶剤を添加して成る金属ペーストを基体1となるセラミックグリーンシートの表面等に所定パターンに印刷しておくことにより形成される。
1a・・・・搭載部
2・・・・・第1パッド
3・・・・・第2パッド
4a・・・・第1配線導体
4b・・・・グランド配線導体
5a・・・・入出力用パッド
5b・・・・グランド用パッド
6・・・・・第2配線導体
7・・・・・コネクター
7a・・・・線材
7b・・・・外囲体
8・・・・・半導体素子収納用パッケージ
9・・・・・半導体素子
10・・・・電極
11・・・・接続部材
11a・・・コア部材
11b・・・被覆材
12・・・・蓋体
13・・・・半導体装置
14・・・・外部電気回路基板
15・・・・回路導体
16・・・・半田
Claims (4)
- 半導体素子が搭載される搭載部を有する基体と、該基体の搭載部に形成されている第1パッドおよび第2パッドと、該第1パッドより基体下面にかけて導出されている複数個のグランド配線導体および第1配線導体と、前記第2パッドより基体上面もしくは側面にかけて導出されている第2配線導体と、前記第2配線導体に電気的に接続されているコネクターとから成る半導体素子収納用パッケージと、下面に電極を有し、40GHz乃至80GHzの電気信号を送受信する半導体素子とで構成され、前記半導体素子収納用パッケージの搭載部に半導体素子を搭載するとともに第1パッドおよび第2パッドに半導体素子の下面に形成されている電極を接続部材を介して電気的に接続してなる半導体装置であって、
前記第1配線導体及び前記第2配線導体は、断面の直径が0.1〜0.11mmであり、前記第1パッドおよび第2パッドの平面積が0.018mm2以下であり、かつ前記接続部材がヤング率を500N/mm2以下としたコア部材と、該コア部材の外表面に被着されている電気抵抗率を2×10−7Ω・m以下とした被覆材とから形成されていることを特徴とする半導体装置。 - 前記接続部材のコア部材がジビニルベンゼン樹脂から成り、被覆材が銅、銀もしくはこれらの合金から成ることを特徴とする請求項1に記載の半導体装置。
- 前記接続部材の被覆材がコア部材にめっき法により3μm乃至15μmの厚みに被着させて形成したことを特徴とする請求項2に記載の半導体装置。
- 前記接続部材の被覆材の外表面に、半田が被着されていることを特徴とする請求項1乃至3に記載の半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003386955A JP4303564B2 (ja) | 2003-11-17 | 2003-11-17 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003386955A JP4303564B2 (ja) | 2003-11-17 | 2003-11-17 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005150465A JP2005150465A (ja) | 2005-06-09 |
JP4303564B2 true JP4303564B2 (ja) | 2009-07-29 |
Family
ID=34694494
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003386955A Expired - Fee Related JP4303564B2 (ja) | 2003-11-17 | 2003-11-17 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4303564B2 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007220839A (ja) * | 2006-02-16 | 2007-08-30 | Sekisui Chem Co Ltd | 回路基板および回路の電極接続構造体 |
-
2003
- 2003-11-17 JP JP2003386955A patent/JP4303564B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2005150465A (ja) | 2005-06-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4077770B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP4303564B2 (ja) | 半導体装置 | |
JP4349881B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP3847247B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP4480390B2 (ja) | 半導体装置の実装構造 | |
JP3847250B2 (ja) | 半導体装置の実装構造 | |
JP3847248B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP3780514B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP3847239B2 (ja) | 半導体装置 | |
JP2005150467A (ja) | 半導体装置 | |
JP3722796B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP3808423B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP3722793B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP3847249B2 (ja) | 半導体装置 | |
JP3811447B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP4291113B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP3811460B2 (ja) | 半導体装置 | |
JP4002540B2 (ja) | 半導体装置 | |
JP3847237B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP3878901B2 (ja) | 半導体素子収納用パッケージの製造方法 | |
JP3679090B2 (ja) | 半導体装置 | |
JP4077769B2 (ja) | 半導体装置 | |
JP2005101210A (ja) | 半導体装置 | |
JP3808421B2 (ja) | 半導体素子収納用パッケージおよびこれを用いた半導体装置 | |
JP2004259769A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061012 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080919 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080924 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081107 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081202 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090128 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090331 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090424 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120501 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120501 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130501 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140501 Year of fee payment: 5 |
|
LAPS | Cancellation because of no payment of annual fees |