JP4222943B2 - 高周波信号伝送に適合する電子デバイス・キャリア - Google Patents
高周波信号伝送に適合する電子デバイス・キャリア Download PDFInfo
- Publication number
- JP4222943B2 JP4222943B2 JP2003544815A JP2003544815A JP4222943B2 JP 4222943 B2 JP4222943 B2 JP 4222943B2 JP 2003544815 A JP2003544815 A JP 2003544815A JP 2003544815 A JP2003544815 A JP 2003544815A JP 4222943 B2 JP4222943 B2 JP 4222943B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- electronic device
- signal
- conductive layer
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
- H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6616—Vertical connections, e.g. vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6627—Waveguides, e.g. microstrip line, strip line, coplanar line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1903—Structure including wave guides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09218—Conductive traces
- H05K2201/09236—Parallel layout
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Electromagnetism (AREA)
- Materials Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structure Of Printed Boards (AREA)
- Radar Systems Or Details Thereof (AREA)
- Adornments (AREA)
- Structure Of Receivers (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
Claims (9)
- 高周波信号伝送に適合する電子デバイス・キャリアであって、
互いに絶縁された複数の導電層を有する回路化基板であって、それぞれが高周波信号を伝送するためのコンタクト領域で終わる複数の信号配線が形成されている前記複数の導電層が第1の層から順次配列されている回路化基板と、
前記信号配線を遮蔽するために基準電圧または接地に接続可能な基準構造とを含み、
前記基準構造が、前記第1の導電層に隣り合った前記導電層の第2の層に形成された少なくとも1つの基準配線と、前記第1および第2の導電層と異なる前記導電層の1つに形成された少なくとも1つの他の基準配線とを含み、
関連したコンタクト領域の正射影に対応する領域を少なくとも除外した各信号配線の部分が、上面から見て、対応する基準配線に重なり、さらに、各信号配線に関連したコンタクト領域の正射影に対応する領域の少なくとも一部が、どの信号配線、基準電圧配線または接地配線にも接続されていない浮遊導電性配線を間に置いて、上面から見て、対応する他の基準配線に重なっていることを特徴とする電子デバイス・キャリア。 - 前記導電層のうち少なくとも1つの中間の層が、前記第2の導電層と前記他の基準配線が形成されている前記1つの導電層の間に配列され、複数の配線が前記少なくとも1つの中間導電層に形成され、前記配線が、上面から見て、前記第2の導電層に隣り合った前記導電層のうち第3の層を越え、前記コンタクト領域の正射影に対応する領域が位置する前記少なくとも1つの基準配線から前記第3の導電層に向かって延びかつ当該基準配線と30°から60°の角度で画定される領域の外に配列される、請求項1に記載の電子デバイス・キャリア。
- 前記角度が、45°である、請求項2に記載の電子デバイス・キャリア。
- 前記基準構造が、さらに、前記第1の導電層に形成された複数の対の共面配線を含み、各信号配線が対応する対の共面配線の間に配列されている、請求項1ないし3のいずれかに記載の電子デバイス・キャリア。
- さらに、それぞれ共面配線を前記対応する基準配線および前記対応する他の基準配線に接続する複数のビアホールを含む、請求項4に記載の電子デバイス・キャリア。
- さらに、それぞれ対応するコンタクト領域に配列された複数の相互接続ボールを含む、請求項5に記載の電子デバイス・キャリア。
- 請求項1ないし6のいずれかに記載の電子デバイス・キャリアと、前記キャリアに取り付けられた、複数の端子を有する半導体チップと、前記チップの各端子を前記対応する信号配線に電気的に接続するための手段とを含む高周波電子デバイス。
- 前記半導体チップの端子が、相互接続ボールによって前記対応する信号配線に接続されている、請求項7に記載の電子デバイス。
- 前記半導体チップの端子が、前記対応する信号配線にワイヤ・ボンディングされている、請求項7に記載の電子デバイス。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP01480110 | 2001-11-13 | ||
PCT/EP2002/013209 WO2003043085A2 (en) | 2001-11-13 | 2002-10-25 | Electronic device carrier adapted for transmitting high frequency signals |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005533366A JP2005533366A (ja) | 2005-11-04 |
JP4222943B2 true JP4222943B2 (ja) | 2009-02-12 |
Family
ID=8183420
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003544815A Expired - Fee Related JP4222943B2 (ja) | 2001-11-13 | 2002-10-25 | 高周波信号伝送に適合する電子デバイス・キャリア |
Country Status (9)
Country | Link |
---|---|
US (1) | US7015574B2 (ja) |
EP (1) | EP1444733B1 (ja) |
JP (1) | JP4222943B2 (ja) |
KR (1) | KR100613820B1 (ja) |
CN (1) | CN1314114C (ja) |
AT (1) | ATE490554T1 (ja) |
AU (1) | AU2002360943A1 (ja) |
DE (1) | DE60238501D1 (ja) |
WO (1) | WO2003043085A2 (ja) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3580803B2 (ja) * | 2002-08-09 | 2004-10-27 | 沖電気工業株式会社 | 半導体装置 |
JP2004214657A (ja) | 2003-01-07 | 2004-07-29 | Internatl Business Mach Corp <Ibm> | プリント回路板製造用水溶性保護ペースト |
JP4957013B2 (ja) * | 2006-02-24 | 2012-06-20 | 凸版印刷株式会社 | 半導体素子搭載用基板 |
US20070200234A1 (en) * | 2006-02-28 | 2007-08-30 | Texas Instruments Incorporated | Flip-Chip Device Having Underfill in Controlled Gap |
US20080093726A1 (en) * | 2006-10-23 | 2008-04-24 | Francesco Preda | Continuously Referencing Signals over Multiple Layers in Laminate Packages |
EP2493273A4 (en) * | 2009-10-23 | 2013-10-16 | Fujikura Ltd | MOUNTING SUPPORT AND ASSEMBLY PROCESS FOR ONE DEVICE |
US8325459B2 (en) * | 2009-12-08 | 2012-12-04 | International Business Machines Corporation | Channel performance of electrical lines |
US8890302B2 (en) * | 2012-06-29 | 2014-11-18 | Intel Corporation | Hybrid package transmission line circuits |
US9373600B2 (en) * | 2014-01-27 | 2016-06-21 | Semiconductor Components Industries, Llc | Package substrate structure for enhanced signal transmission and method |
GB2552983B (en) | 2016-08-17 | 2021-04-07 | Ge Aviat Systems Ltd | Method and apparatus for detecting an electrical fault in a printed circuit board |
KR20200100967A (ko) * | 2019-02-19 | 2020-08-27 | 주식회사 엘지화학 | Ic 칩 및 이를 이용한 회로 시스템 |
KR20200145589A (ko) | 2019-06-22 | 2020-12-30 | 김민태 | 살균 기능을 더한 렌즈 세척기 |
WO2023286475A1 (ja) * | 2021-07-13 | 2023-01-19 | 株式会社村田製作所 | 回路基板及び電子部品 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6260773A (ja) * | 1985-09-09 | 1987-03-17 | Howa Mach Ltd | ボビン下降搬送装置 |
DE4100238A1 (de) | 1991-01-07 | 1992-07-09 | Philips Patentverwaltung | Viellagenplatine, insbesondere fuer hochfrequenz |
JPH06260773A (ja) * | 1993-03-03 | 1994-09-16 | Oki Electric Ind Co Ltd | 高速信号伝送用回路基板のパッド部の構造 |
US5338970A (en) * | 1993-03-24 | 1994-08-16 | Intergraph Corporation | Multi-layered integrated circuit package with improved high frequency performance |
US5691568A (en) * | 1996-05-31 | 1997-11-25 | Lsi Logic Corporation | Wire bondable package design with maxium electrical performance and minimum number of layers |
US5907265A (en) * | 1996-09-13 | 1999-05-25 | Matsushita Electric Industrial Co., Ltd. | High-frequency circuit board trace crossing and electronic component therefor |
JPH118445A (ja) * | 1997-06-18 | 1999-01-12 | Toyota Motor Corp | 回路基板 |
-
2002
- 2002-10-25 WO PCT/EP2002/013209 patent/WO2003043085A2/en active Application Filing
- 2002-10-25 CN CNB028201981A patent/CN1314114C/zh not_active Expired - Fee Related
- 2002-10-25 JP JP2003544815A patent/JP4222943B2/ja not_active Expired - Fee Related
- 2002-10-25 EP EP02795072A patent/EP1444733B1/en not_active Expired - Lifetime
- 2002-10-25 AU AU2002360943A patent/AU2002360943A1/en not_active Abandoned
- 2002-10-25 KR KR1020047001388A patent/KR100613820B1/ko not_active IP Right Cessation
- 2002-10-25 DE DE60238501T patent/DE60238501D1/de not_active Expired - Lifetime
- 2002-10-25 US US10/495,674 patent/US7015574B2/en not_active Expired - Fee Related
- 2002-10-25 AT AT02795072T patent/ATE490554T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP1444733B1 (en) | 2010-12-01 |
KR20040044437A (ko) | 2004-05-28 |
DE60238501D1 (de) | 2011-01-13 |
EP1444733A2 (en) | 2004-08-11 |
CN1568545A (zh) | 2005-01-19 |
US7015574B2 (en) | 2006-03-21 |
ATE490554T1 (de) | 2010-12-15 |
AU2002360943A1 (en) | 2003-05-26 |
WO2003043085A3 (en) | 2003-11-06 |
JP2005533366A (ja) | 2005-11-04 |
CN1314114C (zh) | 2007-05-02 |
KR100613820B1 (ko) | 2006-08-21 |
WO2003043085A2 (en) | 2003-05-22 |
US20050006137A1 (en) | 2005-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4056525B2 (ja) | 積層型ビア構造体 | |
US6710258B2 (en) | Circuitized substrate for high-frequency applications | |
US20070273026A1 (en) | Semiconductor package substrate | |
JP4222943B2 (ja) | 高周波信号伝送に適合する電子デバイス・キャリア | |
KR101136423B1 (ko) | 용량성 결합이 감소된 회로기판 어셈블리 | |
KR100663265B1 (ko) | 다층 기판 및 그 제조 방법 | |
US20070194434A1 (en) | Differential signal transmission structure, wiring board, and chip package | |
US6717255B2 (en) | Chip carrier for a high-frequency electronic package | |
JP2002252298A (ja) | 配線基板及びそれを用いた半導体装置 | |
JP4659087B2 (ja) | 差動平衡信号伝送基板 | |
JP4830539B2 (ja) | 多層プリント回路基板 | |
JP6465451B1 (ja) | 電子回路 | |
WO2009119849A1 (ja) | 複合配線基板 | |
CN113678574B (zh) | 一种共模抑制的封装装置和印制电路板 | |
JP2940478B2 (ja) | シールド付き表面実装部品 | |
US6759921B1 (en) | Characteristic impedance equalizer and an integrated circuit package employing the same | |
JP2004112143A (ja) | 高周波信号用導体の接続構造、および半導体集積回路パッケージ | |
JP5739363B2 (ja) | 配線基板 | |
TWI763597B (zh) | 封裝基板 | |
JP4039334B2 (ja) | 回路基板の実装構造 | |
TWI804335B (zh) | 電路板結構 | |
JP2009246317A (ja) | 半導体装置および配線基板 | |
JP2005064220A (ja) | 配線基板 | |
JP2004140295A (ja) | 高周波素子用基板及び電子装置 | |
JPH06132693A (ja) | 配線板構造 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070711 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070717 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071017 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20081104 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20081118 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111128 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |