JP3943732B2 - 高耐圧半導体素子 - Google Patents
高耐圧半導体素子 Download PDFInfo
- Publication number
- JP3943732B2 JP3943732B2 JP30536898A JP30536898A JP3943732B2 JP 3943732 B2 JP3943732 B2 JP 3943732B2 JP 30536898 A JP30536898 A JP 30536898A JP 30536898 A JP30536898 A JP 30536898A JP 3943732 B2 JP3943732 B2 JP 3943732B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- low
- potential side
- type
- resistance layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/65—Lateral DMOS [LDMOS] FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/109—Reduced surface field [RESURF] PN junction structures
- H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
- H10D62/115—Dielectric isolations, e.g. air gaps
- H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30536898A JP3943732B2 (ja) | 1998-10-27 | 1998-10-27 | 高耐圧半導体素子 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30536898A JP3943732B2 (ja) | 1998-10-27 | 1998-10-27 | 高耐圧半導体素子 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000133801A JP2000133801A (ja) | 2000-05-12 |
| JP2000133801A5 JP2000133801A5 (enExample) | 2005-07-28 |
| JP3943732B2 true JP3943732B2 (ja) | 2007-07-11 |
Family
ID=17944278
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP30536898A Expired - Fee Related JP3943732B2 (ja) | 1998-10-27 | 1998-10-27 | 高耐圧半導体素子 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3943732B2 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006210368A (ja) | 1999-07-02 | 2006-08-10 | Toyota Central Res & Dev Lab Inc | 縦型半導体装置及びその製造方法 |
| JP4939760B2 (ja) | 2005-03-01 | 2012-05-30 | 株式会社東芝 | 半導体装置 |
| JP4997715B2 (ja) * | 2005-05-18 | 2012-08-08 | 富士電機株式会社 | 半導体装置およびその製造方法 |
| JP5052025B2 (ja) | 2006-03-29 | 2012-10-17 | 株式会社東芝 | 電力用半導体素子 |
| JP4539680B2 (ja) | 2007-05-14 | 2010-09-08 | 株式会社デンソー | 半導体装置およびその製造方法 |
| JP4670915B2 (ja) | 2008-08-08 | 2011-04-13 | ソニー株式会社 | 半導体装置 |
| KR101023079B1 (ko) | 2008-11-04 | 2011-03-25 | 주식회사 동부하이텍 | 반도체 소자 및 그의 제조 방법 |
| EP3780071B1 (en) * | 2018-03-26 | 2023-03-22 | Nissan Motor Co., Ltd. | Semiconductor device and method for manufacturing same |
| CN117766588B (zh) * | 2024-02-22 | 2024-04-30 | 南京邮电大学 | 具有延伸漏结构的超结双soi-ldmos器件及制造方法 |
-
1998
- 1998-10-27 JP JP30536898A patent/JP3943732B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2000133801A (ja) | 2000-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6621132B2 (en) | Semiconductor device | |
| JP4860821B2 (ja) | 半導体デバイス製造方法 | |
| US6700141B2 (en) | Semiconductor device | |
| JP3471473B2 (ja) | 半導体装置及びその製造方法 | |
| US6833585B2 (en) | High voltage lateral DMOS transistor having low on-resistance and high breakdown voltage | |
| US5430315A (en) | Bi-directional power trench MOS field effect transistor having low on-state resistance and low leakage current | |
| US6717230B2 (en) | Lateral device with improved conductivity and blocking control | |
| JP3721172B2 (ja) | 半導体装置 | |
| US6600194B2 (en) | Field-effect semiconductor devices | |
| JP2003124464A5 (enExample) | ||
| JP2001244461A (ja) | 縦型半導体装置 | |
| JP2020150185A (ja) | 半導体装置 | |
| US6198129B1 (en) | Vertical type insulated gate transistor | |
| JP2002231948A (ja) | トレンチゲート型半導体装置及びその製造方法 | |
| JP2003031804A (ja) | 半導体装置 | |
| CN107431092A (zh) | 半导体装置 | |
| CN102403356A (zh) | 半导体装置 | |
| JP2004327598A (ja) | 半導体装置及びその製造方法 | |
| JP4450247B2 (ja) | 半導体装置 | |
| US10170556B2 (en) | Semiconductor device and method for manufacturing the same | |
| JP4483001B2 (ja) | 半導体素子 | |
| JP3943732B2 (ja) | 高耐圧半導体素子 | |
| JP2015023115A (ja) | ショットキーダイオードを内蔵するfet | |
| JP2000133801A5 (enExample) | ||
| US11387318B2 (en) | Semiconductor device and method of manufacturing a semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20041001 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20041005 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041222 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20041222 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20041222 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060911 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060919 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061120 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070109 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070312 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070403 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070406 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100413 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110413 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130413 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140413 Year of fee payment: 7 |
|
| LAPS | Cancellation because of no payment of annual fees |