JP3891743B2 - 半導体部品実装済部品の製造方法、半導体部品実装済完成品の製造方法、及び半導体部品実装済完成品 - Google Patents
半導体部品実装済部品の製造方法、半導体部品実装済完成品の製造方法、及び半導体部品実装済完成品 Download PDFInfo
- Publication number
- JP3891743B2 JP3891743B2 JP26539599A JP26539599A JP3891743B2 JP 3891743 B2 JP3891743 B2 JP 3891743B2 JP 26539599 A JP26539599 A JP 26539599A JP 26539599 A JP26539599 A JP 26539599A JP 3891743 B2 JP3891743 B2 JP 3891743B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor component
- component mounted
- base material
- manufacturing
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Landscapes
- Wire Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26539599A JP3891743B2 (ja) | 1999-09-20 | 1999-09-20 | 半導体部品実装済部品の製造方法、半導体部品実装済完成品の製造方法、及び半導体部品実装済完成品 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26539599A JP3891743B2 (ja) | 1999-09-20 | 1999-09-20 | 半導体部品実装済部品の製造方法、半導体部品実装済完成品の製造方法、及び半導体部品実装済完成品 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001093934A JP2001093934A (ja) | 2001-04-06 |
| JP2001093934A5 JP2001093934A5 (enExample) | 2005-05-19 |
| JP3891743B2 true JP3891743B2 (ja) | 2007-03-14 |
Family
ID=17416583
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP26539599A Expired - Fee Related JP3891743B2 (ja) | 1999-09-20 | 1999-09-20 | 半導体部品実装済部品の製造方法、半導体部品実装済完成品の製造方法、及び半導体部品実装済完成品 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3891743B2 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6780668B1 (en) | 1999-07-16 | 2004-08-24 | Matsushita Electric Industrial Co., Ltd. | Package of semiconductor device and method of manufacture thereof |
| JP4186756B2 (ja) * | 2003-08-29 | 2008-11-26 | 松下電器産業株式会社 | 回路基板及びその製造方法 |
| JP4666296B2 (ja) * | 2001-01-31 | 2011-04-06 | トッパン・フォームズ株式会社 | Icチップを実装したアンテナの形成方法 |
| JP4228677B2 (ja) | 2002-12-06 | 2009-02-25 | パナソニック株式会社 | 回路基板 |
| JP3835460B2 (ja) | 2004-04-08 | 2006-10-18 | セイコーエプソン株式会社 | 電子部品実装体の製造方法、及び電気光学装置 |
| JP4285339B2 (ja) | 2004-06-15 | 2009-06-24 | パナソニック株式会社 | 回路モジュールおよび回路モジュールの製造方法 |
| KR102061342B1 (ko) * | 2012-06-13 | 2020-01-02 | 에스케이하이닉스 주식회사 | 강화된 범프 체결 구조를 포함하는 전자 소자의 패키지 및 제조 방법 |
| US9516749B2 (en) * | 2012-07-04 | 2016-12-06 | Panasonic Intellectual Property Management Co., Ltd. | Electronic component-mounted structure, IC card and COF package |
-
1999
- 1999-09-20 JP JP26539599A patent/JP3891743B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2001093934A (ja) | 2001-04-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7090482B2 (en) | Semiconductor device package manufacturing method and semiconductor device package manufactured by the method | |
| US6664645B2 (en) | Method of mounting a semiconductor chip, circuit board for flip-chip connection and method of manufacturing the same, electromagnetic wave readable data carrier and method of manufacturing the same, and electronic component module for an electromagnetic wave readable data carrier | |
| US6147311A (en) | Multi layer circuit board using anisotropic electroconductive adhesive layer and method for producing same | |
| JP3916405B2 (ja) | 電子部品実装済部品の製造方法、電子部品実装済完成品の製造方法、及び半導体部品実装済完成品 | |
| JP3891743B2 (ja) | 半導体部品実装済部品の製造方法、半導体部品実装済完成品の製造方法、及び半導体部品実装済完成品 | |
| JP3529657B2 (ja) | 熱可塑性樹脂基板に半導体素子を取付ける方法、非接触icカードの製造方法及び半導体素子を取付けた熱可塑性樹脂基板 | |
| US6357106B1 (en) | Method for mounting parts and making an IC card | |
| JP4179736B2 (ja) | 半導体素子実装済部品の製造方法及び半導体素子実装済完成品の製造方法 | |
| JP2003142797A (ja) | 電子部品実装済完成品の製造方法及び電子部品実装済完成品 | |
| JP4209574B2 (ja) | 半導体部品実装済部品の製造方法 | |
| JP3661482B2 (ja) | 半導体装置 | |
| JP2002280744A (ja) | 積層型電子部品実装済部品の製造方法、電子部品実装済完成品の製造方法、及び電子部品実装済完成品 | |
| JP3979797B2 (ja) | 電子部品実装済部品の製造方法、電子部品実装済完成品の製造方法、及び半導体部品実装済完成品 | |
| JP3881195B2 (ja) | 半導体部品実装済部品の製造方法、半導体部品実装済部品、半導体部品実装済完成品の製造方法、及び半導体部品実装済完成品 | |
| WO2022153631A1 (ja) | カード型媒体、およびカード型媒体の製造方法 | |
| JP2000294931A (ja) | 多層配線基板及びその製造方法 | |
| JP2000132655A (ja) | 非接触型icカードの製造方法および非接触型icカード | |
| JPH07321438A (ja) | プリント基板回路 | |
| JP4614302B2 (ja) | ハイブリット型icカードおよびその製造方法 | |
| JP2004062634A (ja) | 非接触通信媒体の接合方法および非接触通信媒体 | |
| JP2006140359A (ja) | インターポーザの接合方法及び、このインターポーザの接合方法を利用して作製した電子部品 | |
| JP2004013733A (ja) | 非接触データキャリア及びその製造方法 | |
| JP3764213B2 (ja) | Icカード及びその製造方法 | |
| JP2002259923A (ja) | 非接触icカードおよびその製造方法 | |
| JPS61240512A (ja) | 異方導電性接着剤シ−トの製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040706 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040706 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050201 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A132 Effective date: 20060905 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061101 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20061128 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20061205 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091215 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101215 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101215 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111215 Year of fee payment: 5 |
|
| LAPS | Cancellation because of no payment of annual fees |