JP3786540B2 - タイミング制御回路装置 - Google Patents

タイミング制御回路装置 Download PDF

Info

Publication number
JP3786540B2
JP3786540B2 JP10754299A JP10754299A JP3786540B2 JP 3786540 B2 JP3786540 B2 JP 3786540B2 JP 10754299 A JP10754299 A JP 10754299A JP 10754299 A JP10754299 A JP 10754299A JP 3786540 B2 JP3786540 B2 JP 3786540B2
Authority
JP
Japan
Prior art keywords
circuit
delay
transmission signal
signal
timing control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP10754299A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000298532A5 (enExample
JP2000298532A (ja
Inventor
祐行 宮▲崎▼
清志 長谷川
優 小久保
郭和 青木
孝一郎 石橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP10754299A priority Critical patent/JP3786540B2/ja
Priority to US09/388,438 priority patent/US6300807B1/en
Publication of JP2000298532A publication Critical patent/JP2000298532A/ja
Priority to US09/935,717 priority patent/US6489824B2/en
Publication of JP2000298532A5 publication Critical patent/JP2000298532A5/ja
Application granted granted Critical
Publication of JP3786540B2 publication Critical patent/JP3786540B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • Y02B60/31—

Landscapes

  • Pulse Circuits (AREA)
  • Dram (AREA)
JP10754299A 1998-09-04 1999-04-15 タイミング制御回路装置 Expired - Fee Related JP3786540B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP10754299A JP3786540B2 (ja) 1999-04-15 1999-04-15 タイミング制御回路装置
US09/388,438 US6300807B1 (en) 1998-09-04 1999-09-02 Timing-control circuit device and clock distribution system
US09/935,717 US6489824B2 (en) 1998-09-04 2001-08-24 Timing-control circuit device and clock distribution system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10754299A JP3786540B2 (ja) 1999-04-15 1999-04-15 タイミング制御回路装置

Publications (3)

Publication Number Publication Date
JP2000298532A JP2000298532A (ja) 2000-10-24
JP2000298532A5 JP2000298532A5 (enExample) 2004-09-30
JP3786540B2 true JP3786540B2 (ja) 2006-06-14

Family

ID=14461840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10754299A Expired - Fee Related JP3786540B2 (ja) 1998-09-04 1999-04-15 タイミング制御回路装置

Country Status (1)

Country Link
JP (1) JP3786540B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3575430B2 (ja) 2001-02-01 2004-10-13 日本電気株式会社 ２段階可変長遅延回路
US6958634B2 (en) * 2003-12-24 2005-10-25 Intel Corporation Programmable direct interpolating delay locked loop
JP4141988B2 (ja) 2004-06-29 2008-08-27 セイコーエプソン株式会社 電気光学装置の駆動回路、駆動方法、電気光学装置および電子機器
JP6501403B2 (ja) * 2014-02-07 2019-04-17 国立大学法人静岡大学 イメージセンサ

Also Published As

Publication number Publication date
JP2000298532A (ja) 2000-10-24

Similar Documents

Publication Publication Date Title
US6300807B1 (en) Timing-control circuit device and clock distribution system
US6404248B1 (en) Delay locked loop circuit for synchronizing internal supply clock with reference clock
JP4308436B2 (ja) クロック位相シフターを有する遅延ロックループ
JP3932396B2 (ja) 混合型遅延固定ループ回路及びそのクロック信号同期方法
US6593786B2 (en) Register controlled DLL reducing current consumption
US7423462B2 (en) Clock capture in clock synchronization circuitry
JP3690899B2 (ja) クロック発生回路及び半導体装置
KR20090074412A (ko) 분주회로 및 이를 이용한 위상 동기 루프
JP4390353B2 (ja) クロック生成方法およびクロック生成回路
US20040012428A1 (en) Duty cycle corrector
US6614865B1 (en) Phase-shift-resistant, frequency variable clock generator
US6670835B2 (en) Delay locked loop for controlling phase increase or decrease and phase control method thereof
US20040101079A1 (en) Delay-lock-loop with improved accuracy and range
US7212055B2 (en) Open-loop digital duty cycle correction circuit without DLL
WO1995030947A1 (en) High precision clock distribution circuits
US6967536B2 (en) Phase-locked loop circuit reducing steady state phase error
US6477657B1 (en) Circuit for I/O clock generation
KR101222064B1 (ko) 반도체 집적회로의 지연고정루프 및 그의 구동방법
JP3786540B2 (ja) タイミング制御回路装置
US7279944B2 (en) Clock signal generator with self-calibrating mode
US7457392B2 (en) Delay locked loop
KR20040023838A (ko) 레지스터 제어 지연고정루프
CN1797954B (zh) 时钟信号产生装置及方法
JP3062179B1 (ja) 冗長系クロック位相調整回路
JP2004507962A (ja) 同期を有するディジタルクロック逓倍器および分周器

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20040308

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040910

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20041012

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041213

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20050315

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050517

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050715

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060306

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060320

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090331

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100331

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110331

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110331

Year of fee payment: 5

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110331

Year of fee payment: 5

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110331

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120331

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130331

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130331

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140331

Year of fee payment: 8

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees