JP2000298532A5 - - Google Patents

Download PDF

Info

Publication number
JP2000298532A5
JP2000298532A5 JP1999107542A JP10754299A JP2000298532A5 JP 2000298532 A5 JP2000298532 A5 JP 2000298532A5 JP 1999107542 A JP1999107542 A JP 1999107542A JP 10754299 A JP10754299 A JP 10754299A JP 2000298532 A5 JP2000298532 A5 JP 2000298532A5
Authority
JP
Japan
Prior art keywords
circuit
transmission signal
signal
delay
timing control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1999107542A
Other languages
English (en)
Japanese (ja)
Other versions
JP3786540B2 (ja
JP2000298532A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP10754299A priority Critical patent/JP3786540B2/ja
Priority claimed from JP10754299A external-priority patent/JP3786540B2/ja
Priority to US09/388,438 priority patent/US6300807B1/en
Publication of JP2000298532A publication Critical patent/JP2000298532A/ja
Priority to US09/935,717 priority patent/US6489824B2/en
Publication of JP2000298532A5 publication Critical patent/JP2000298532A5/ja
Application granted granted Critical
Publication of JP3786540B2 publication Critical patent/JP3786540B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP10754299A 1998-09-04 1999-04-15 タイミング制御回路装置 Expired - Fee Related JP3786540B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP10754299A JP3786540B2 (ja) 1999-04-15 1999-04-15 タイミング制御回路装置
US09/388,438 US6300807B1 (en) 1998-09-04 1999-09-02 Timing-control circuit device and clock distribution system
US09/935,717 US6489824B2 (en) 1998-09-04 2001-08-24 Timing-control circuit device and clock distribution system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10754299A JP3786540B2 (ja) 1999-04-15 1999-04-15 タイミング制御回路装置

Publications (3)

Publication Number Publication Date
JP2000298532A JP2000298532A (ja) 2000-10-24
JP2000298532A5 true JP2000298532A5 (enExample) 2004-09-30
JP3786540B2 JP3786540B2 (ja) 2006-06-14

Family

ID=14461840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10754299A Expired - Fee Related JP3786540B2 (ja) 1998-09-04 1999-04-15 タイミング制御回路装置

Country Status (1)

Country Link
JP (1) JP3786540B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3575430B2 (ja) 2001-02-01 2004-10-13 日本電気株式会社 ２段階可変長遅延回路
US6958634B2 (en) * 2003-12-24 2005-10-25 Intel Corporation Programmable direct interpolating delay locked loop
JP4141988B2 (ja) 2004-06-29 2008-08-27 セイコーエプソン株式会社 電気光学装置の駆動回路、駆動方法、電気光学装置および電子機器
JP6501403B2 (ja) * 2014-02-07 2019-04-17 国立大学法人静岡大学 イメージセンサ

Similar Documents

Publication Publication Date Title
US5369640A (en) Method and apparatus for clock skew reduction through remote delay regulation
US6285723B1 (en) Timing signal generation circuit
JP5579373B2 (ja) Ｄｌｌ回路
US5594367A (en) Output multiplexer within input/output circuit for time multiplexing and high speed logic
JP4136429B2 (ja) 半導体装置
US6778465B2 (en) Circuit and method for generating output control signal in synchronous semiconductor memory device
RU2001126575A (ru) Гибкий интерфейс и способ его применения
US6084453A (en) Clock converting circuit
US20020024366A1 (en) Semiconductor device incorporating clock generating circuit
JP2001014847A5 (enExample)
GB2296591A (en) Data signal distribution circuit for synchronous memory
KR100292127B1 (ko) 클록 동기 지연 제어 회로
TW374170B (en) Clock-synchronized input circuit and semiconductor memory device that utilizes same
JP2000298532A5 (enExample)
US7292086B2 (en) Delay circuit and semiconductor device
KR101046730B1 (ko) 반도체 메모리 장치 및 그 구동 방법
US6388484B1 (en) Clock control circuit
JPS62270098A (ja) 半導体センス回路
JP2006318457A (ja) メモリ装置、その使用、および、データワードの同期方法
KR100945929B1 (ko) 데이터 출력회로
US20190190688A1 (en) Latency buffer circuit with adaptable time shift
US9349421B2 (en) Memory interface
US7711940B2 (en) Circuit block and circuit system having skew compensation, and skew compensation method
KR100728556B1 (ko) 반도체 메모리 장치의 데이터 출력 회로
US7253667B2 (en) Clock adjusting method and electronic device with clock adjusting function