JP3729965B2 - バッファ回路 - Google Patents
バッファ回路 Download PDFInfo
- Publication number
- JP3729965B2 JP3729965B2 JP04821397A JP4821397A JP3729965B2 JP 3729965 B2 JP3729965 B2 JP 3729965B2 JP 04821397 A JP04821397 A JP 04821397A JP 4821397 A JP4821397 A JP 4821397A JP 3729965 B2 JP3729965 B2 JP 3729965B2
- Authority
- JP
- Japan
- Prior art keywords
- type mos
- mos transistor
- transistor
- drain electrode
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000007704 transition Effects 0.000 claims description 22
- 238000010586 diagram Methods 0.000 description 21
- 230000000694 effects Effects 0.000 description 9
- 230000003071 parasitic effect Effects 0.000 description 4
- 238000007599 discharging Methods 0.000 description 2
- 241000669618 Nothes Species 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356182—Bistable circuits using complementary field-effect transistors with additional means for controlling the main nodes
- H03K3/356191—Bistable circuits using complementary field-effect transistors with additional means for controlling the main nodes with synchronous operation
Landscapes
- Logic Circuits (AREA)
- Static Random-Access Memory (AREA)
- Shift Register Type Memory (AREA)
- Dram (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP04821397A JP3729965B2 (ja) | 1997-03-03 | 1997-03-03 | バッファ回路 |
| TW086108149A TW330295B (en) | 1997-03-03 | 1997-06-12 | Buffer circuit |
| US08/890,619 US5926037A (en) | 1997-03-03 | 1997-07-09 | Buffer circuit which transfers data held in a first latch circuit to a second latch circuit |
| KR1019970045838A KR100264626B1 (ko) | 1997-03-03 | 1997-09-04 | 버퍼 회로 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP04821397A JP3729965B2 (ja) | 1997-03-03 | 1997-03-03 | バッファ回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH10247847A JPH10247847A (ja) | 1998-09-14 |
| JPH10247847A5 JPH10247847A5 (enExample) | 2004-08-26 |
| JP3729965B2 true JP3729965B2 (ja) | 2005-12-21 |
Family
ID=12797141
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP04821397A Expired - Fee Related JP3729965B2 (ja) | 1997-03-03 | 1997-03-03 | バッファ回路 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5926037A (enExample) |
| JP (1) | JP3729965B2 (enExample) |
| KR (1) | KR100264626B1 (enExample) |
| TW (1) | TW330295B (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100443643B1 (ko) * | 2002-01-11 | 2004-08-09 | 삼성전자주식회사 | 반도체 집적 회로의 리시버 회로 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2172761B (en) * | 1985-03-18 | 1988-11-09 | Texas Instruments Ltd | Random access memory using semiconductor data storage elements |
| KR910002967B1 (ko) * | 1986-12-12 | 1991-05-11 | 가부시끼가이샤 히다찌세이사꾸쇼 | 바이폴라 트랜지스터와 mos 트랜지스터를 조합한 반도체 집적회로 |
| US4804871A (en) * | 1987-07-28 | 1989-02-14 | Advanced Micro Devices, Inc. | Bit-line isolated, CMOS sense amplifier |
| US5228106A (en) * | 1991-05-30 | 1993-07-13 | Integrated Device Technology, Inc. | Track-and-regenerate amplifiers and memories using such amplifiers |
| US5325335A (en) * | 1991-05-30 | 1994-06-28 | Integrated Device Technology, Inc. | Memories and amplifiers suitable for low voltage power supplies |
| US5508644A (en) * | 1994-09-28 | 1996-04-16 | Motorola, Inc. | Sense amplifier for differential voltage detection with low input capacitance |
| US5872736A (en) * | 1996-10-28 | 1999-02-16 | Micron Technology, Inc. | High speed input buffer |
-
1997
- 1997-03-03 JP JP04821397A patent/JP3729965B2/ja not_active Expired - Fee Related
- 1997-06-12 TW TW086108149A patent/TW330295B/zh active
- 1997-07-09 US US08/890,619 patent/US5926037A/en not_active Expired - Fee Related
- 1997-09-04 KR KR1019970045838A patent/KR100264626B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH10247847A (ja) | 1998-09-14 |
| US5926037A (en) | 1999-07-20 |
| KR100264626B1 (ko) | 2000-10-02 |
| KR19980079347A (ko) | 1998-11-25 |
| TW330295B (en) | 1998-04-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3912960B2 (ja) | 半導体集積回路、論理演算回路およびフリップフロップ | |
| JPH10303736A5 (enExample) | ||
| JPH1084274A (ja) | 半導体論理回路および回路レイアウト構造 | |
| JP3791890B2 (ja) | 電圧レベルシフタ | |
| JPH053767B2 (enExample) | ||
| JPS62203416A (ja) | 特にマイクロプロセツサの周辺装置用の、mos技術の論理回路のためのパワ−オンリセツテイング回路 | |
| JP3759756B2 (ja) | 結合された論理ゲートおよびラッチ | |
| US6556047B2 (en) | Circuit for shifting switching signals | |
| US4314166A (en) | Fast level shift circuits | |
| JPH07202665A (ja) | ドライバ/レシーバ回路 | |
| JPH01502468A (ja) | Ttlコンパチブルcmos入力回路 | |
| JPH0556048B2 (enExample) | ||
| JPH06311012A (ja) | 消費電力が低減されたトランジスタ論理回路 | |
| KR940003808B1 (ko) | 저전력 작동용 입력 버퍼회로 및 그 작동방법 | |
| JP3729965B2 (ja) | バッファ回路 | |
| KR940003448A (ko) | 반도체 기억장치 | |
| JPH0876976A (ja) | Xor回路と反転セレクタ回路及びこれらを用いた加算回路 | |
| US7663398B1 (en) | Circuit and method for high impedance input/output termination in shut off mode and for negative signal swing | |
| JPH06343034A (ja) | 相補形fetを用いたドライバ装置 | |
| US10735000B1 (en) | Pre-driver circuits for an output driver | |
| JPH02123826A (ja) | Cmosインバータ回路 | |
| JP2735835B2 (ja) | 論理集積回路の電源投入リセット回路装置 | |
| JP2001223563A (ja) | フリップフロップ回路 | |
| JPH05343979A (ja) | 高速レベルシフト回路 | |
| JP2867504B2 (ja) | 出力バッファ回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050520 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050531 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050715 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050906 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20051005 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081014 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091014 Year of fee payment: 4 |
|
| LAPS | Cancellation because of no payment of annual fees |