JP2722536B2 - 不揮発性メモリのアドレスデコーダ回路 - Google Patents
不揮発性メモリのアドレスデコーダ回路Info
- Publication number
- JP2722536B2 JP2722536B2 JP26018988A JP26018988A JP2722536B2 JP 2722536 B2 JP2722536 B2 JP 2722536B2 JP 26018988 A JP26018988 A JP 26018988A JP 26018988 A JP26018988 A JP 26018988A JP 2722536 B2 JP2722536 B2 JP 2722536B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- mos transistor
- potential
- address decoder
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000015654 memory Effects 0.000 title claims description 22
- 238000000034 method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 11
- 101100521334 Mus musculus Prom1 gene Proteins 0.000 description 5
- 230000010354 integration Effects 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 238000012360 testing method Methods 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- HCUOEKSZWPGJIM-YBRHCDHNSA-N (e,2e)-2-hydroxyimino-6-methoxy-4-methyl-5-nitrohex-3-enamide Chemical compound COCC([N+]([O-])=O)\C(C)=C\C(=N/O)\C(N)=O HCUOEKSZWPGJIM-YBRHCDHNSA-N 0.000 description 1
- 101001109689 Homo sapiens Nuclear receptor subfamily 4 group A member 3 Proteins 0.000 description 1
- 101000598778 Homo sapiens Protein OSCP1 Proteins 0.000 description 1
- 101001067395 Mus musculus Phospholipid scramblase 1 Proteins 0.000 description 1
- 102100022673 Nuclear receptor subfamily 4 group A member 3 Human genes 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26018988A JP2722536B2 (ja) | 1988-10-15 | 1988-10-15 | 不揮発性メモリのアドレスデコーダ回路 |
GB8923058A GB2226727B (en) | 1988-10-15 | 1989-10-13 | Address decoder circuits for non-volatile memories |
US07/421,144 US5039882A (en) | 1988-10-15 | 1989-10-13 | Address decoder circuit for non-volatile memory |
DE3934303A DE3934303C2 (de) | 1988-10-15 | 1989-10-13 | Adreßdecoder für nichtflüchtige Speicher |
KR1019890014724A KR0147369B1 (ko) | 1988-10-15 | 1989-10-14 | 비휘발성 메모리의 어드레스 디코더 회로 |
US07/697,205 US5099143A (en) | 1988-10-15 | 1991-05-08 | Dual voltage supply circuit with multiplier-controlled transistor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26018988A JP2722536B2 (ja) | 1988-10-15 | 1988-10-15 | 不揮発性メモリのアドレスデコーダ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH02108293A JPH02108293A (ja) | 1990-04-20 |
JP2722536B2 true JP2722536B2 (ja) | 1998-03-04 |
Family
ID=17344566
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP26018988A Expired - Fee Related JP2722536B2 (ja) | 1988-10-15 | 1988-10-15 | 不揮発性メモリのアドレスデコーダ回路 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2722536B2 (ko) |
KR (1) | KR0147369B1 (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05174588A (ja) * | 1991-12-19 | 1993-07-13 | Nec Corp | 不揮発性半導体記憶装置のデータ消去方法 |
JP2000048563A (ja) * | 1998-07-30 | 2000-02-18 | Nec Corp | 半導体メモリ |
KR20210030516A (ko) | 2019-08-28 | 2021-03-18 | 노영규 | 흡입력을 이용한 필터링에 의한 식물성분 추출 장치 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5647992A (en) * | 1979-09-27 | 1981-04-30 | Toshiba Corp | Nonvolatile semiconductor memory |
JPS6061996A (ja) * | 1983-09-14 | 1985-04-09 | Toshiba Corp | 不揮発性メモリのアドレスデコ−ダ回路 |
JPS6145496A (ja) * | 1984-08-08 | 1986-03-05 | Fujitsu Ltd | デコ−ダ回路 |
-
1988
- 1988-10-15 JP JP26018988A patent/JP2722536B2/ja not_active Expired - Fee Related
-
1989
- 1989-10-14 KR KR1019890014724A patent/KR0147369B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR900007112A (ko) | 1990-05-09 |
JPH02108293A (ja) | 1990-04-20 |
KR0147369B1 (ko) | 1998-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5631597A (en) | Negative voltage circuit for a flash memory | |
JP2905666B2 (ja) | 半導体装置における内部電圧発生回路および不揮発性半導体記憶装置 | |
US6587375B2 (en) | Row decoder for a nonvolatile memory device | |
US5680349A (en) | Nonvolatile semiconductor memory device having row decoder supplying a negative potential to word lines during erase mode | |
JP3743453B2 (ja) | 不揮発性半導体記憶装置 | |
US20020080651A1 (en) | Level shifter for converting a voltage level and a semiconductor memory device having the level shifter | |
JPS6177199A (ja) | 半導体記憶装置 | |
KR930001654B1 (ko) | 반도체 메모리 집적회로 | |
KR20020089588A (ko) | 레이아웃 사이즈가 감소된 로우 디코더를 갖는 불휘발성반도체 메모리장치 | |
KR100744103B1 (ko) | 플래쉬메모리장치의로우디코더 | |
US6166957A (en) | Nonvolatile semiconductor memory device with a level shifter circuit | |
US6101126A (en) | Nonvolatile semiconductor memory device with a level shifter circuit | |
JP2722536B2 (ja) | 不揮発性メモリのアドレスデコーダ回路 | |
US5973967A (en) | Page buffer having negative voltage level shifter | |
US6487139B1 (en) | Memory row line driver circuit | |
JP3615041B2 (ja) | 不揮発性半導体記憶装置 | |
JPS6061996A (ja) | 不揮発性メモリのアドレスデコ−ダ回路 | |
JP3775927B2 (ja) | 電圧発生回路を備えた不揮発性半導体記憶装置及びその電圧発生制御方法 | |
JPS6025836B2 (ja) | 半導体不揮発性メモリ | |
JPH08255491A (ja) | 正または負の高電圧のリセット回路 | |
JPH08195090A (ja) | 不揮発性半導体記憶装置 | |
KR0153760B1 (ko) | 비휘발성 메모리의 어드레스 디코더 회로 | |
JP3505158B2 (ja) | 不揮発性半導体記憶装置 | |
JP2007058973A (ja) | 半導体集積回路 | |
JPH06338197A (ja) | アドレスデコーダ回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |