JP2644185B2 - データ処理装置 - Google Patents

データ処理装置

Info

Publication number
JP2644185B2
JP2644185B2 JP6145100A JP14510094A JP2644185B2 JP 2644185 B2 JP2644185 B2 JP 2644185B2 JP 6145100 A JP6145100 A JP 6145100A JP 14510094 A JP14510094 A JP 14510094A JP 2644185 B2 JP2644185 B2 JP 2644185B2
Authority
JP
Japan
Prior art keywords
data
packet
buffer
request
selector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP6145100A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0818565A (ja
Inventor
結城 伊達
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Computertechno Ltd
Original Assignee
NEC Computertechno Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Computertechno Ltd filed Critical NEC Computertechno Ltd
Priority to JP6145100A priority Critical patent/JP2644185B2/ja
Priority to DE69519825T priority patent/DE69519825T2/de
Priority to EP95109743A priority patent/EP0690390B1/en
Priority to CA002152637A priority patent/CA2152637C/en
Priority to BR9502279A priority patent/BR9502279A/pt
Publication of JPH0818565A publication Critical patent/JPH0818565A/ja
Application granted granted Critical
Publication of JP2644185B2 publication Critical patent/JP2644185B2/ja
Priority to US08/975,682 priority patent/US5857078A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17375—One dimensional, e.g. linear array, ring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)
JP6145100A 1994-06-27 1994-06-27 データ処理装置 Expired - Fee Related JP2644185B2 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP6145100A JP2644185B2 (ja) 1994-06-27 1994-06-27 データ処理装置
DE69519825T DE69519825T2 (de) 1994-06-27 1995-06-22 Netzwerk zur Übertragung von aufeinanderfolgenden Paketen zwischen Prozessor und Speicher mit einer verkürzten Blockierzeit
EP95109743A EP0690390B1 (en) 1994-06-27 1995-06-22 Network for transferring consecutive packets between processor and memory with a reduced blocking time
CA002152637A CA2152637C (en) 1994-06-27 1995-06-26 Network for transferring consecutive packets between processor and memory with a reduced blocking time
BR9502279A BR9502279A (pt) 1994-06-27 1995-06-27 Rede de interconexao para uso entre uma unidade de processador uma unidade de memória
US08/975,682 US5857078A (en) 1994-06-27 1997-11-21 Network for transferring consecutive packets between processor and memory with a reduced blocking time

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6145100A JP2644185B2 (ja) 1994-06-27 1994-06-27 データ処理装置

Publications (2)

Publication Number Publication Date
JPH0818565A JPH0818565A (ja) 1996-01-19
JP2644185B2 true JP2644185B2 (ja) 1997-08-25

Family

ID=15377378

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6145100A Expired - Fee Related JP2644185B2 (ja) 1994-06-27 1994-06-27 データ処理装置

Country Status (6)

Country Link
US (1) US5857078A (enExample)
EP (1) EP0690390B1 (enExample)
JP (1) JP2644185B2 (enExample)
BR (1) BR9502279A (enExample)
CA (1) CA2152637C (enExample)
DE (1) DE69519825T2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7221678B1 (en) * 2001-10-01 2007-05-22 Advanced Micro Devices, Inc. Method and apparatus for routing packets
US7295563B2 (en) * 2001-10-01 2007-11-13 Advanced Micro Devices, Inc. Method and apparatus for routing packets that have ordering requirements
US7274692B1 (en) 2001-10-01 2007-09-25 Advanced Micro Devices, Inc. Method and apparatus for routing packets that have multiple destinations
US7353317B2 (en) * 2004-12-28 2008-04-01 Intel Corporation Method and apparatus for implementing heterogeneous interconnects
JP5691555B2 (ja) * 2011-01-25 2015-04-01 日本電気株式会社 相互結合網制御システム、相互結合網制御方法
US9137173B2 (en) * 2012-06-19 2015-09-15 Advanced Micro Devices, Inc. Devices and methods for interconnecting server nodes
US11275632B2 (en) 2018-09-14 2022-03-15 Advanced Micro Devices, Inc. Broadcast command and response
CN113010173A (zh) 2019-12-19 2021-06-22 超威半导体(上海)有限公司 并行处理中矩阵数据广播的方法
CN113094099A (zh) 2019-12-23 2021-07-09 超威半导体(上海)有限公司 矩阵数据广播架构
US11403221B2 (en) 2020-09-24 2022-08-02 Advanced Micro Devices, Inc. Memory access response merging in a memory hierarchy

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4320502A (en) * 1978-02-22 1982-03-16 International Business Machines Corp. Distributed priority resolution system
US4480307A (en) * 1982-01-04 1984-10-30 Intel Corporation Interface for use between a memory and components of a module switching apparatus
US4560985B1 (en) * 1982-05-07 1994-04-12 Digital Equipment Corp Dual-count, round-robin ditributed arbitration technique for serial buses
US4724520A (en) * 1985-07-01 1988-02-09 United Technologies Corporation Modular multiport data hub
JPH01221042A (ja) * 1988-02-29 1989-09-04 Toshiba Corp パケット交換機の輻輳制御方法
US4862454A (en) * 1988-07-15 1989-08-29 International Business Machines Corporation Switching method for multistage interconnection networks with hot spot traffic
US5053942A (en) * 1988-11-01 1991-10-01 The Regents Of The University Of California Bit-sliced cross-connect chip having a tree topology of arbitration cells for connecting memory modules to processors in a multiprocessor system
DE69030640T2 (de) * 1989-11-03 1997-11-06 Compaq Computer Corp Multiprozessorarbitrierung in für Einzelprozessor bestimmten Arbitrierungsschemas
JPH077975B2 (ja) * 1990-08-20 1995-01-30 インターナショナル・ビジネス・マシーンズ・コーポレイション データ伝送を制御するためのシステムおよび方法
US5251209A (en) * 1991-03-28 1993-10-05 Sprint International Communications Corp. Prioritizing attributes in integrated services networks
US5313458A (en) * 1991-06-03 1994-05-17 Fujitsu Limited Traffic control system
US5339313A (en) * 1991-06-28 1994-08-16 Digital Equipment Corporation Method and apparatus for traffic congestion control in a communication network bridge device
US5467295A (en) * 1992-04-30 1995-11-14 Intel Corporation Bus arbitration with master unit controlling bus and locking a slave unit that can relinquish bus for other masters while maintaining lock on slave unit
MX9308193A (es) * 1993-01-29 1995-01-31 Ericsson Telefon Ab L M Conmutador atm de acceso controlado.

Also Published As

Publication number Publication date
EP0690390A2 (en) 1996-01-03
DE69519825T2 (de) 2001-08-02
CA2152637C (en) 1999-08-17
EP0690390A3 (enExample) 1996-01-17
CA2152637A1 (en) 1995-12-28
BR9502279A (pt) 1996-02-27
DE69519825D1 (de) 2001-02-15
JPH0818565A (ja) 1996-01-19
US5857078A (en) 1999-01-05
EP0690390B1 (en) 2001-01-10

Similar Documents

Publication Publication Date Title
JP2575557B2 (ja) スーパーコンピユータシステム
US5586299A (en) Systems and methods for accessing multi-port memories
US4630258A (en) Packet switched multiport memory NXM switch node and processing method
US6078983A (en) Multiprocessor system having distinct data bus and address bus arbiters
US7277449B2 (en) On chip network
JP4024875B2 (ja) 異なるデータ・レートで動作するネットワーク・ポートに関して、共用メモリへのアクセスを調停する方法および装置
US6772268B1 (en) Centralized look up engine architecture and interface
US7966431B2 (en) Systems for implementing SDRAM controllers, and buses adapted to include advanced high performance bus features
EP1512078B1 (en) Programmed access latency in mock multiport memory
KR970029014A (ko) 데이타 프로세싱 시스템 및 방법
JP2644185B2 (ja) データ処理装置
US7796624B2 (en) Systems and methods for providing single-packet and multi-packet transactions in an integrated circuit
KR20060120272A (ko) 스케일러블 버스 구조
EP1512079A2 (en) Pseudo multiport data memory has stall facility
US20020006134A1 (en) Data processing apparatus and slave interface mechanism for controlling access to a slave logic unit by a plurality of master logic units
JP2537526B2 (ja) マルチプロセッサシステム
JP3031591B2 (ja) アクセス調停方式
JP2976700B2 (ja) プロセッサ間同期制御方式
JPH064401A (ja) メモリアクセス回路
US12368680B2 (en) Virtual channel buffer bypass
JPH0330175B2 (enExample)
JP2731738B2 (ja) マルチプロセッサシステム
JPH09269937A (ja) プロセッサ間通信におけるパケット送信方法およびその装置
JP3641347B2 (ja) 競合調停処理方式とその情報処理装置
JP2731743B2 (ja) 通信レジスタ付並列計算機

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19970325

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees